Rambus Launches JEDEC-Standard DDR4 NVRCD for Emerging NVDIMM Applications
Enables high performance and reliability of data for next-generation cloud data centers
SUNNYVALE, Calif. – June 19, 2017 – Rambus Inc. (NASDAQ:RMBS) today announced the industry’s first production release of a JEDEC-standard persistent memory register clock driver (NVRCD) for use with DDR4 non-volatile dual in-line memory modules (NVDIMM). Operating at data rates up to 3200 MT/s, the Rambus NVRCD enables NVDIMMs to combine the performance of DRAM, with the persistence of storage-class memory to meet the needs of data intensive workloads like high-performance file systems, databases, big data analytics and storage.
NVDIMMs bridge the gap between dynamic random access memory (DRAM) and storage, allowing greater flexibility in data management by providing non-volatile, low-latency memory closer to the processor. According to analyst forecasts, demand for NVDIMM technologies is set to increase from fewer than five million units in 2017 to more than 25 million units in 2020.
“The pairing of non-volatile memory with DRAM in the same module keeps the data near processing and drastically reduces latency and increases performance,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces Division. “As the latest addition to our server DIMM chipset family, our DDR4 NVRCD builds upon our existing high-speed chip and signalling expertise to deliver differentiated, persistent memory solutions ideal for high-performance, high-capacity enterprise and data center systems.”
Fully compliant with the latest JEDEC DDR4 RCD and NVRCD specifications, the Rambus DDR4 NVRCD delivers industry-leading I/O performance and margins. It is the first chip in production for DDR4 NVDIMM-N products and paves the way for emerging NVDIMM-P architectures. The NVRCD also supports NV-RDIMMs and NV-LRDIMMs operating at speeds up to DDR4-3200.
The NVRCD is available in production quantities today.
For additional information on Rambus Server DIMM chips, please visit: rambus.com/dimmchipset
About Rambus Memory and Interfaces Division
The Rambus Memory and Interfaces Division develops products and services that solve the power, performance, and capacity challenges of the communications and data center computing markets. Rambus enhanced standards-compatible and custom memory and serial link solutions include chips, architectures, memory and SerDes interfaces, IP validation tools, and system and IC design services. Developed through our system-aware design methodology, Rambus products deliver improved time-to-market and first-time-right quality.
|
Related News
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- Rambus Wins 2023 "Most Respected Emerging Public Semiconductor Company" Award from Global Semiconductor Alliance
- Hardent Joins Samsung SAFE IP Partner Program & Launches New Display IP Subsystem Solution in Collaboration with Rambus
- JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
- Rambus Launches CryptoManager RISC-V Root of Trust Programmable Secure Processing Core
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |