MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
TriCN introduces breakthrough DDR-II SDRAM interface
Next generation interface is backward compatible with original DDR SDRAM product
SAN FRANCISCO, CA –November 4, 2002 –TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its DDR-II SDRAM (Double Data Rate Synchronous Dynamic Random Access Memory) interface. DDR technology currently holds the largest share of the memory market, and the DDR-II SDRAM interface represents the next generation of interfaces designed for this application. The DDR-II SDRAM interface is the latest member of TriCN's family of memory interface products that includes the original DDR SDRAM product, DDR SRAM, DDR FCRAM, and QDR SRAM.
By designing the interface to function in both the SSTL 2.5V and SSTL 1.8V power supply modes, TriCN's DDR-II SDRAM is backward compatible with the original DDR SDRAM interface spec. "As chip designer's transition to the next generation of DDR SDRAM, it is critical that they have backward compatibility," said Ron Nikel, Chief Technology Office of TriCN. "It not only gives them the freedom of choice in the type of memory that they support, but allows them to interface successfully without having to commit precious resources or time to re-engineer previous designs."
Performance Features and Availability
Along with dual power supply modes, TriCN's DDR-II SDRAM interface offers additional flexibility with On Die Termination (ODT) options that are selectable between 75 and 150 Ohms, as well as Differential Strobes. The interface has a maximum operational frequency of 666Mb/s. TriCN's DDR-II SDRAM interface is immediately available for flip chip and bond wire applications in several variations of the TSMC 0.13um process, including 1.0V core supply (low voltage) process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN's IP answers these challenges by delivering validated, industry-leading I/O performance and bandwidth density while dramatically streamlining design complexity and time-to-market. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
For more information, please visit TriCN's web site at www.tricn.com.
|
Related News
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |