Mentor Adds Veloce Strato Emulation Platform Software to Mentor Safe ISO 26262 Qualification Program
July 20, 2017 -- Mentor, a Siemens business, announces that independent compliance firm SGS-TÜV Saar has certified the ISO 26262 compliance of tool qualification reports for key software elements of its groundbreaking new Veloce® Strato™ emulation platform. The certification extends Mentor’s leadership in functional safety assurance and hardware emulation technology, while helping chip designers meet and exceed the increasingly stringent safety and quality requirements of the global automotive industry.
Representing Mentor’s twenty-second ISO 26262 product qualification, these newest additions to the Mentor Safe program underscore the company’s commitment to securing the functional safety qualification of critical documentation for all signature members of its industry-leading electronic hardware and software design solutions portfolio.
“As demand for automated driving and sophisticated ADAS systems continues to transform the global automotive industry, the world’s leading carmakers and their suppliers increasingly require pre-qualified design automation technologies and documentation to speed time-to-market and ensure optimal cost efficiency,” said Eric Selosse, vice president and general manager of the Mentor Emulation Division. “With the Mentor Safe ISO 26262 qualification program, Mentor is answering the call by delivering platforms and solutions that help streamline and simplify the development, design and creation of automotive-grade ICs.”
Mentor’s Software Tool Qualification Reports provide documentation including assumed use cases and evidence that a software tool is suitable to be used for any tool confidence level (TCL) activity or task required by ISO 26262. SGS-TÜV Saar has certified the ISO 26262 compliance of these reports for the following software elements of the new Veloce Strato emulation platform:
- The Veloce Strato OS, which enables high quality verification of system-level, RTL and GL hardware descriptions using a wide range of advanced technologies and methodologies. It allows users to manage the entire verification process, measure progress metrics, and use advanced stimuli to attain coverage targets quickly. Veloce Strato OS allows users to compile and simulate synthesizable hardware models written in VHDL, Verilog and SV, as well as comprehensive non-synthesizable testbench environment models written in VHDL, Verilog, SV, C, C++, and SystemC.
- The Veloce Fault App, which allows users to inject faults into a design to mimic random environmental events that can occur and cause faulty operation of the circuit. The application allows customers to test and assess their design’s vulnerability to safety system failure and protect it before issues arise.
- The Veloce Coverage App, which lets emulation users employ assertion coverage, functional coverage and code coverage capabilities to collect statistics during an emulation run.
- The Veloce DFT App, which accelerates design-for-test verification for complete validation of test vectors and DFT logic prior to tape-out, boosting confidence, reducing risk, and speeding chip bring-up.
About Mentor’s Veloce Strato Emulation Platform
The Veloce Strato platform is Mentor’s third generation data-center friendly emulation platform, and the only emulation platform on the market with full scalability across both software and hardware. Underscoring Mentor’s commitment to pioneer all facets of hardware emulation, Veloce Strato features the largest portfolio of use models (applications), highest total throughput, and fastest co-model bandwidth and time-to-visibility, plus a roadmap to scale total effective platform capacity up to 15BG.
About Mentor Automotive and the Mentor Safe Program
Mentor is a long-established automotive systems supplier, engaged with nearly every leading OEM and Tier 1 supplier, and providing design tools and embedded software in the areas of connectivity, electrification, autonomous drive and vehicle architecture. Mentor’s distinguished track record in supplying automotive-grade electrical and electronic systems spans nearly 30 years.
Products designated as part of the Mentor Safe ISO 26262 qualification program ship with comprehensive enablement documentation providing descriptions and best practices in the use of program-qualified products. More information on the Mentor Safe program and certified Mentor Graphics products and solutions is available at http://go.mentor.com/mentorsafe.
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Mentor's Veloce Strato emulation platform selected by Iluvatar CoreX for verification of AI chips and software
- Flex Logix Announces EFLX eFPGA And nnMAX AI Inference IP Model Support For The Veloce Strato Emulation Platform From Mentor
- Mentor Veloce hardware emulation platform now available on Amazon Web Services
- Lattice Diamond Software Receives Road Vehicles Functional Safety Qualification (ISO 26262)
- Mentor Achieves ISO 26262 Qualification for Oasys-RTL, Nitro-SoC and FormalPro Tool Reports
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |