Xylon releases New logiADAK-VDF Video Framework Version
July 25, 2017 -- Xylon has released the new version of the comprehensive logiADAK-VDF Video Design Framework for quick development of multi-camera embedded vision systems based on the Xilinx® Zynq®-7000 All Programmable SoC. The framework is fully compatible with Xylon’s logiADAK Automotive Driver Assistance Kit and the logiVID Multi-Camera Vision Development Kit, and includes pre-verified logicBRICKS reference designs for video capture and display output under the Linux operating system.
The logicBRICKS reference designs are prepared for the Xilinx Vivado® Design Suite and the SDSoC™ Development Environment. To provide the Xilinx SDSoC users the complete embedded C/C++ development experience and to demonstrate how to implement custom vision processing logic in software or in programmable logic, the supplied reference designs include the Sobel video processing example.
Four Camera with Sobel Filtering Demo
The complete camera-to-display SoC designs use just a fraction of available programmable logic and significantly save the design time and efforts. Instead of starting from scratch and having to spend months designing and building a new design framework, the logiADAK-VDF framework users can immediately focus on the specific vision processing and add it in the pre-built SoC infrastructure.
To download the evaluation version of the logiADAK-VDF Video Design Framework, please visit: http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Multi-Camera-Vision-Demo.aspx.
|
Xylon Hot IP
Related News
- Xylon releases a new version of its MPSoC IP Framework for Multi-Camera Vision Applications
- Zynq® UltraScale+™ MPSoC FPGA: REFLEX CES adds a new FPGA version to its Zeus Zynq® UltraScale+™ MPSoC System-on-module
- Xylon Announces a New Version of logiVIEW Multiview 3D Video Transformation Engine IP Core
- Subaru Selects Xilinx to Power New-Generation EyeSight System
- Xilinx Powers Baidu's Production-Ready ACU-Advanced Platform for Automated Valet Parking
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |