Artificial Machines Standardizes on Mentor EDA Design Solutions to Develop Smart Machine IP
Strategic partnership poised to shape evolving smart machine design in India
Bangalore, August 03, 2017 -- Mentor, a Siemens business, today announced that Artificial Machines, a leading smart machine design company that empowers its customers with cutting-edge SMART machine intellectual property, has standardized on Mentor electronic design automation (EDA) design solutions. The competitive replacement includes leading-edge Mentor solutions such as Xpedition® printed circuit board (PCB) design, Hyperlynx® simulation, Valor® manufacturing validation and ASIC chip design tools. The Mentor portfolio provides Artificial Machines with an end-to-end electronic product design pipeline for its HAZE platform, and represents a significant infrastructure advance for the Artificial Machines design team.
Artificial Machines (AM) is a technology company working with some of the world’s largest consumer electronics and automotive companies. As a result of this technology partnership with Mentor, AM will benefit from a comprehensive product design process. AM will now be able to develop products from the simplest electronics to the most advanced Android systems using Mentor solutions, and Mentor tools will play a critical role in the design infrastructure of India’s SMART machine industry.
“We have an excellent track record of investing in startups at an early stage and growing along with them to achieve mutual success. We are certain that the synergetic technology partnership with Artificial Machines will foster the growth of companies in the design world ecosystem in India,” said Raghu Panicker, Country Sales Director, Mentor India. “We are confident that Artificial Machines’ choice of Mentor’s leading-edge EDA design solutions will not only accelerate their growth and market reach, but have a positive impact on the region’s SMART machine design industry.”
“We are excited to work with Mentor. Their commitment to make us one of the most comprehensive electronic product design companies in the world is greatly appreciated,” said Manish Buttan, CEO and founder, Artificial Machines. “Compared to a typical PCB Design Company, which uses just a few tools, Artificial Machines will now have the most comprehensive and high-end design tools, and our HAZE Customers will now enjoy Tier 1 tools for all their consumer electronics and automotive products.”
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Chipletz selects Siemens' EDA solutions for its Smart Substrate IC packaging technology
- Blueshift Memory Awarded Innovate UK Smart Grant to Develop AI Computer Vision Module
- Mentor Finally Becomes Siemens EDA From January 2021
- Mentor receives 2020 TSMC OIP Partner of the Year awards for EDA solutions
- GLOBALFOUNDRIES and Mentor Collaborate to Launch New Semiconductor Verification Solution Embedded with Advanced Machine Learning Capabilities
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |