Two Senior-Level Appointments Boost EnSilica's Rapidly Expanding SoC Design and Supply Services
David Tester appointed Director of SoC Architecture & Patrick McNamee appointed Director of Silicon Operations
Wokingham, UK – 14 August, 2017. EnSilica, a leading independent provider of semiconductor solutions and IP, has announced two senior-level appointments designed to significantly boost its rapidly expanding full System-on-Chip (SoC) services as the company continues to expand its base of customers seeking complex, full-service custom analog and mixed-signal chip design and supply. EnSilica has appointed David Tester to the newly created position of Director of SoC Architecture and Patrick McNamee to the newly created position of Director of Silicon Operations.
We are extremely pleased to welcome David and Patrick to EnSilica,” said Ian Lankshear, CEO of EnSilica. “They bring with them a wealth of expertise and experience in their respective disciplines that will further underpin our rapidly expanding custom SoC design and supply services.”
EnSilica offers a comprehensive, turn-key SoC design and supply service from chip specification through to design and volume IC production with a special emphasis on analog/mixed-signal and RF requirements. EnSilica’s proven design methodology, optimized for the primary design challenges including RF integration, smart sensor integration, low power and on chip security, ensures that projects are delivered on-time and include active engagement with our customers throughout the design process. To follow this through, EnSilica provides a complete chip production and logistics service from GDSII tape-out to volume production, inventory management and delivery.
David Tester, Director of SoC Architecture: During the last 20 years, David has led the development of over ten complex SoC products and participated in the development of over 20 semiconductor products for the GPS / GNSS, cordless phone, cell phone, DVB and DVD digital TV, TETRA, WiFi, PC and NFC markets. His high volume, standard product background crosses every level from system architecture to digital and analog silicon development. Over the past ten years, he has gained considerable experience leading product developments for start-ups including Air, Ultrahaptics, Symbionics, UltraSOC and Thalia. Previously he was with Rockwell Semiconductor, Dialog and LSI Logic. David has 18 granted patents and is an IET Fellow and Chartered Engineer.
Patrick McNamee, Director of Silicon Operations: Patrick has over 30 years senior management experience gained from a range of start-up and multinational technology companies including CSR, Dialog Semiconductor and National Semiconductor. More recently, he has been working with a series of small start-ups enabling them to get products launched in a timely and cost-efficient manner. Patrick has a broad range of technical skills relating to the manufacture and reliability of semiconductors. In his career, he has worked successfully on significant product and technical projects with customers that include nearly all the household names in consumer and automotive electronics in locations throughout Europe, Asia and the USA.
|
EnSilica Ltd. Hot IP
Related News
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- EnSilica to supply beamforming SatCom ICs to Germany's VITES to enable power- and cost-efficient flat panel terminals for NGSO-constellations
- eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
- EnSilica and Macnica Europe GmbH Sign Distribution Agreement for Custom ASIC Design and Supply Services
- EnSilica builds sales network to extend its design and supply services for the automotive sector
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |