Lattice Semiconductor Further Expands CrossLink Applications with Modular IP Cores
Latest IP Cores Enable More Flexible Video Bridging Capabilities for Consumer, Industrial and Automotive Applications
PORTLAND, OR — Aug. 29, 2017 — Lattice Semiconductor Corporation (NASDAQ: LSCC), the leading provider of customizable smart connectivity solutions, announces the availability of seven new modular IP cores for its award winning CrossLink FPGA product for increased design flexibility to support consumer, industrial and automotive applications. These modular IP cores offer the building blocks for customers to create their own unique video bridging solutions.
The mobile industry, through its demand for high volumes and exceptional performance, has created video components such as processors, displays, and sensors that are valued in other “mobile-influenced” markets. These markets demand cost-effective devices that bridge between MIPI® and other traditional or legacy display and camera interfaces.
“Our customers are asking for FPGAs with MIPI D-PHY capability to solve increasingly difficult video interface problems. Too often, they reach barriers with solutions that miss the mark on power efficiency, size and performance,” said Tom Watzka, product marketing manager at Lattice Semiconductor. “For more than a year, Lattice’s CrossLink devices and its portfolio of IP cores have delivered the tools needed to overcome these challenges. These new IP cores add to an already robust suite of tools to support quickly evolving intelligence at the edge applications.”
Announced in May 2016, the CrossLink product was designed to address barriers faced by the increasingly complex and dynamic video market. Lattice equipped designers with a new way to deliver low power and compact bridging solutions without compromising performance to deliver cutting-edge innovations for multiple growth markets including automotive, AR/VR and drones.
The new CrossLink modular IP cores include:
- CSI-2/DSI D-PHY Receiver — Converts MIPI CSI-2/DSI data streams to parallel data
- CSI-2/DSI D-PHY Transmitter — Converts parallel formatted data streams to MIPI CSI-2/DSI
- FPD-LINK Receiver — Converts FPD-LINK video streams to pixel clock domain
- FPD-LINK Transmitter — Converts Pixel Data Streams to an FPD-LINK video stream
- SubLVDS Image Sensor Receiver — Converts SubLVDS image sensor video stream to pixel clock domain
- Pixel to Byte Converter — Converts pixel format data to parallel byte format for D-PHY transmitter
- Byte to Pixel Converter — Converts parallel byte format from a D-PHY receiver into pixel format
In addition, Lattice has included a 1:2 MIPI DSI Display Interface Bandwidth Reducer, which utilizes select modular IP cores above to bridge an input video stream into two streams or one lower resolution stream.
The newly expanded suite of CrossLink IP cores can be accessed here and are readily available in the Clarity Designer tool in Lattice’s Diamond® software.
CrossLink evaluation boards with the new IP cores are available now from Lattice and its distributors. To learn more, please visit www.latticesemi.com/CrossLink.
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) provides smart connectivity solutions powered by our low power FPGA, video ASSP, 60 GHz millimeter wave, and IP products to the consumer, communications, industrial, computing, and automotive markets worldwide. Our unwavering commitment to our customers enables them to accelerate their innovation, creating an ever better and more connected world.
For more information about Lattice please visit www.latticesemi.com.
|
Related News
- Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
- Lattice Semiconductor Expands Automotive Product Portfolio With Addition of ECP5 and CrossLink Programmable Devices
- Alphawave Semi Expands Partnership with Samsung Foundry to Further Drive Innovation at Advanced Semiconductor Nodes
- Lattice Expands Automate Solution Stack and Propel Design Tool Capabilities to Accelerate Industrial Application Development
- InterMotion Technology boosts IP verification productivity for Lattice Semiconductor's CrossLink FPGA family using Aldec's Active-HDL
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |