Samsung SARC Selects Synopsys as Primary Verification Solution for Advanced Mobile Processor Designs
Comprehensive Synopsys Platform Enables Accelerated Verification of High-Performance, Low-Power CPU, GPU and System IP for Mobile SoCs
MOUNTAIN VIEW, Calif. -- Sept. 5, 2017 -- Synopsys, Inc. (NASDAQ: SNPS) today announced that Samsung SARC has selected the Synopsys Verification Continuum™ platform as its primary verification solution for their high-performance, low-power CPU, GPU and system IP designs. Samsung SARC has deployed the Verification Continuum platform for emulation, simulation, verification IP, debug, static verification, formal verification and low-power verification. Synopsys' leadership position in these critical verification technology areas, combined with native integrations among these products, has enabled Samsung SARC to meet aggressive goals in verification productivity and time-to-market.
"Our mission is to develop the best CPU, GPU and system IP for mobile SoC applications, which requires a highly competitive feature set, excellent overall performance and very low power consumption under extremely tight schedules," said Keith Hawkins, corporate vice president, Samsung SARC. "Synopsys is uniquely positioned to address the needs of our leading-edge designs with a depth and breadth of verification technologies along with strong domain expertise and excellent technical support."
With the exponential growth of verification complexity in mobile applications, achieving verification closure requires a broad set of technologies including high-performance emulation, advanced simulation, verification IP, advanced debug, static and formal verification, low-power verification and coverage closure. To address this substantial complexity, Synopsys continues to have the largest R&D investment in verification spanning the entire verification flow. This includes industry-leading ZeBu® emulation, VCS® simulation, VC verification IP, Verdi® advanced debug, SpyGlass® RTL signoff solutions as well as next-generation VC Formal™ verification solutions. The native integration of these solutions further enables design teams to achieve faster performance, lower power and higher productivity for accelerated verification closure.
"CPU and GPU designs for mobile SoCs have some of the most advanced verification requirements," said Manoj Gandhi, executive vice president and general manager for the Synopsys Verification Group. "Long-term collaborations with industry leaders in this space have been key to our continued leadership and innovation in verification. Through this partnership with Samsung SARC, we look forward to advancing the state-of-the-art in mobile processor verification."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- SiFive Selects Synopsys Verification Continuum Platform for Advanced RISC-V Processor Designs
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys and Samsung Foundry Enable 3nm Process Technology for Power- and Performance-Demanding Mobile, HPC and AI Designs
- Synopsys Expands Use of AI to Optimize Samsung's Latest Mobile Designs
- Synopsys Delivers 100X Faster Formal Verification Closure for AI, Graphics, and Processor Designs
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |