English
eSilicon at TSMC OIP 2017
High-Performance 7FF IP Platform and 7FF HBM2/LL HBM Combo PHY
September 6, 2017 -- San Jose, Calif. -- eSilicon, an independent provider of FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions, will deliver several presentations in booth 807 at the 2017 TSMC OIP Ecosystem Forum in Santa Clara, California at the Santa Clara Convention Center on September 13, 2017.
High-Performance Networking and Computing 7FF IP Platform
Highly differentiating TCAM and memory compilers, I/O libraries and 56G SerDes for high-performance, high-bandwidth applications.
8:30 AM & 12:40 PM, booth 807
7FF Combo PHY: High-Bandwidth Memory Gen2 and Low-Latency HBM
Complete 2.5D FinFET solution for HBM2 and low-latency HBM.
10:20 AM and 3:10 PM, booth 807
About eSilicon
eSilicon is an independent provider of complex FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete, silicon-proven 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16nm. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets.
|
||||||
Related News
- True Circuits Attends the TSMC 2017 China OIP Ecosystem Forum
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC China OIP Ecosystem Forum in Shenzhen
- Credo Demonstrates Single-Lane 112G and 56G PAM4 SerDes IP Solutions at TSMC 2017 OIP Ecosystem Forum
- True Circuits Attends the TSMC 2017 NA OIP Ecosystem Forum
- OmniPHY to Demonstrate Automotive Design Solutions at TSMC 2017 OIP Ecosystem Forum
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |