USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
SuperH Announces VSI Compliance for SuperHyway Interconnect and Presents at 'IP Based SoC Design Workshop
San Jose, California and Bristol, UK - 30 October 2002 SuperH, Inc., the leading supplier of multimedia RISC CPU cores has this week announced that its high speed SoC interconnect, the SuperHyway, is VSIA 2.1 Compliantâ„¢.
The strategy of SuperH, Inc. is to deliver a package of IP and tools that enables SoC developers to integrate SuperH CPU cores easily in to their designs. A key part of this plan is the delivery of design kits and technology such as the VSI compliant SuperHyway interconnect which is licensed to customers along with the SuperH CPU core. This package also incorporates sophisticated on-chip debugging facilities for run-time control and tracing during the development and debugging of SoC devices.
For highly integrated multimedia SoC devices the performance of the on-chip interconnect is one of the key factors in delivering system performance. The SuperHyway is an advanced interconnect fabric that can be optimised for each specific SoC device. A toolkit enables users to define the number of ports, latency and bandwidth requirements of the interconnect. Licensees of the SuperH CPU core and SuperHyway interconnect can easily add peripherals designed for different bus and interconnect standards allowing them to mix and match IP for a specific application.
SuperHyway VSIA compliance is a major benefit in enabling customers to easily develop SuperH based SoC devices with the growing library of VSI compliant IP in the marketplace. Rick Chapman, SuperH vice president of marketing and sales said: ''By becoming a member of VSI and being fully compliant with their standards, SuperH licensees will benefit from the interoperability and shared engineering that has been completed within the VSI organization. This will ultimately enable our customers to reduce their time to market and to access more advanced technology in a shorter period and at a more cost effective price.''
At the 'IP based SoC Design Workshop' in Grenoble, France on 30/31 October, Rob Deaves, system architect at SuperH is presenting a paper on the SoC Evaluation and Design Kit (SEDK). The SEDK is provided to licensees of SuperH and includes the VSIA compliant SuperHyway interconnect and related modelling tools including System C models. The SEDK enables developers to model their SoC design before committing to silicon and includes a modular hardware platform using FPGA technology allowing designers to develop, prototype optimise and debug hardware and related application code.
Dr. Andy Jones, system architecture manager at SuperH is presenting a second paper on the debug capabilities of the SuperH family. Dr Jones will describe the innovative system debug of the SuperH CPU core and SuperHyway interconnect within the overall SoC. This features a SuperHyway bus analyser and the ability to trigger on specific events on the SuperHyway.
The VSI Alliance was founded in 1996 with the aim of promoting IP re-use by creating open standards and specifications that support the integration of software and hardware components from multiple sources.
VSIA members work together to solve the technical barriers to design integration of SoCs by the mix and match of virtual component blocks.
About VSIA
The VSI Alliance (VSIA is an open, international orgainzation that includes representatives from all segments of the SoC industry: System houses, Semiconductor vendors, Electronic Design Automation (EDA) companies, Intellectual Properties (IP) providers. VSIA's vision is to dramatically accelerate system-chip development by specifying open standards and documents. VSIA has wide industry participation with more than 160 member companies from around the world. Membership is open to any company with an interest in the development and promotion of open standards used in the design of System-on-Chip. For more information, visit the VSIA website at www.vsi.org or email to info@vsi.org.
About SuperH, Inc.
SuperH, Inc. is semiconductor intellectual property (SIP) licensing company and is a leading supplier of multimedia RISC CPU cores to companies building system-on-chip (SoC) products.
SuperH, Inc. develops RISC CPU cores, the SuperHyway on-chip interconnect and software development tools. The SuperHTM family today includes the 32-bit SH-4 and 64-bit SH-5 CPU cores and is ideally suited to multimedia applications that require a single CPU core executing a mix of general purpose code and DSP algorithms. SuperH CPU cores are targeted at consumer, automotive, telecom and handheld multimedia appliance markets with specific emphasis on set top box, residential gateway, car information systems, modems, digital camera and multimedia players.
Further information about SuperH, Inc. and SuperHTM products can be found at www.superh.com
SuperH is a trademark for products originally developed by Hitachi, Ltd. and is owned by Hitachi Ltd.
The names of actual companies and products mentioned herein may be the trademarks of their respective owners.
|
Related News
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
- Industry's Highest Capacity SoC Interconnect IP Core from DMP Adopted by eSilicon
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Sunplus Presents World's First DVD SoC Solution SPHE8203A with DivX HD Playability
- TransDimension Achieves ULPI Controller IP Certification at Industry's First High-Speed OTG Compliance Workshop
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |