ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
Report: TSMC's 3nm Fab Could Cost $20 Billion
EE Times
10/9/2017 03:01 PM EDT
SAN FRANCISCO — A 3mn fab being planned by chip foundry giant TSMC is likely to cost more than $20 billion to build and equip, TMSC Chairman Morris Chang told the Bloomberg news service.
TSMC announced last week it would locate what is the world's first announced 3nm fab in the Tianan Science Park in southern Taiwan, laying to rest speculation that TSMC might build the fab in the U.S. or elsewhere outside of Taiwan. TSMC did not give a timeframe for the fab's completetion, but has said in the past it would build a 5- or 3nm fab as early as 2022.
E-mail This Article | Printer-Friendly Page |
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Intel to place US$14 billion orders with TSMC, says report
- TSMC's 3-nm progress report: Better than expected
- China's Unigroup plans to spend $60 billion, says report
- Report: TSMC's Chang says no to buying Renesas fab
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets