Allegro DVT Releases a New Generation of Encoder IPs
Santa Clara, CA - October 18, 2017 -- Allegro DVT, a leader in video compliance streams and video encoding and decoding semiconductor IP solutions, announced today the availability of new encoder IPs. The new AL-E110 encoder IP targets high-end video applications such as digital still cameras, action cameras, camcorders and video surveillance. It supports H.264/AVC, H.265/HEVC and VP9 video formats and JPEG still images. Thanks to the true multi-format architecture and scalability, resolutions up to 8K can be supported with a competitive silicon area. Compared to the previous generation Allegro DVT encoder IP, the AL-E110 has a superior video encoding quality but at the same time, significantly smaller silicon area thanks to the new, innovative cache architecture. The AL-E110 has also multiple new smart encoding software APIs allowing the customer to reduce the bitrate considerably according to their application specific requirements.
The AL-E110 has an optional support for 4:2:2 color coding allowing support for professional video applications such as video transcoding and broadcasting. The unique sub-frame end-to-end latency hardware option enables smooth wireless display and VR/AR applications or life-critical applications such ADAS.
The lightweight version, the AL-E110L provides a perfect solution for consumer products such as IP cameras, drones, webcams, set-top boxes and car video recorders by halving the required silicon area and power consumption but still maintaining outstanding video quality. That enables 4K solutions at very attractive price point.
Both IPs are also available as cost reduction variants (AL-E100 and AL-E100L, respectively) without the cache architecture and slightly reduced encoding toolset making them perfect for cost sensitive, lower resolution applications like IoT and wearable devices or automotive and industrial camera systems by providing industry’s leading silicon area.
To learn more about Allegro DVT's semiconductor video IP solutions, visit us at ARM TechCon (booth #517) in Santa Clara Convention Center on October 25-26, 2017.
About Allegro DVT
Allegro DVT is a leading provider of H.264/AVC, H.265/HEVC, AVS2, VP9 and AV1 solutions, including industry standard compliance test suites, H.264/AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT unveils its hardware dual-format (HEVC/H.265 and AVC/H.264) encoder IP
- Allegro DVT demonstrates its HEVC/H.265 Video Encoder IP and Compliance Streams at ARM TechCon 2014
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at DAC 2014
- Allegro DVT unveils its hardware HEVC/H.265 Encoder IP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |