ArterisIP Acquires iNoCs Software and Associated Intellectual Property Rights
Advances the next round of SoC interconnect innovation with cutting-edge software and algorithms created by iNoCs based on EPFL research
CAMPBELL, Calif. — October 19, 2017 — ArterisIP, the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP,today announced that it has acquired exclusive rights to iNoCs’ software, hardware, and associated intellectual property. iNoCs was founded in 2007 by leading researchers in the field of network-on-chip (NoC), Giovanni De Micheli, Luca Benini, Federico Angiolini and Srinivasan Murali, to pioneer the field of topology synthesis for the then emerging NoC interconnect IP market. Antonio Pullini later joined them to bring topology placement expertise. iNoCs has developed exciting concepts, algorithms, and software that address the increasing complexity of deep submicron semiconductor interconnects. With this agreement, ArterisIP will accelerate the adoption of these innovative technologies by implementing them in its extensive product roadmap and making them available to its broad customer base.
“iNoCs has developed exciting capabilities in network-on-chip automation and topology synthesis. These capabilities are complementary to ArterisIP cache coherent and main interconnect technologies that have been deployed in over 250 SoCs,” said K. Charles Janac, President and CEO of ArterisIP. “We are delighted to be able to leverage the exciting developments pioneered by iNoCs and to be associated with some of the leading researchers in the field of network-on-chip technology.”
“ArterisIP is the commercial leader in network-on-chip interconnect technology so it was natural for us to place the iNoCs software and technology with them,” said Giovanni De Micheli, iNoCs co-founder and Professor and Director of the Institute of Electrical Engineering at EPFL, Lausanne, Switzerland. “With our involvement, ArterisIP will be able to leverage the work done by the iNoCs team in their future generation products, and build upon this technology foundation.”
The ArterisIP/iNoCs transaction closed on October 18, 2017. The financial terms were not disclosed.
About ArterisIP
ArterisIP provides system-on-chip (SoC) interconnect IP to accelerate SoC semiconductor assembly for a wide range of applications from automobiles to mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Samsung, Huawei / HiSilicon, Mobileye (Intel), Altera (Intel), and Texas Instruments. ArterisIP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, as well as optional Resilience Package (ISO 26262 functional safety) and PIANO automated timing closure capabilities. Customer results obtained by using the ArterisIP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com
|
Arteris Hot IP
Related News
- BiTMICRO Acquires QualCore's Intellectual Property
- MIPS Technologies Acquires World's Leading Analog Intellectual Property Company; Acquisition of Chipidea Microelectronica S.A. Propels MIPS to #2 Ranking
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- AMD Acquires Mipsology to Deepen AI Inference Software Capabilities
- CEVA Acquires Spatial Audio Business from VisiSonics to Expand its Application Software Portfolio for Embedded Systems targeting Hearables and other Consumer IoT Markets
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |