Intel Enables 5G, NFV and Data Centers with High-Performance, High-Density ARM-based Intel Stratix 10 FPGA
October 26, 2017 --Intel today announced it has begun shipping its Intel® Stratix® 10 SX FPGA – the only high-end FPGA family with an integrated quad-core ARM* Cortex*-A53 processor. With densities greater than 1 million logic elements (MLE), Intel Stratix 10 SX FPGAs provide the flexibility and low latency benefit of integrating an ARM processor with a high-performance, high-density FPGA needed to tackle the design challenges of next-generation, high-performance systems.
By integrating the FPGA and the ARM processor, Intel Stratix 10 SX FPGAs provide an ideal solution for 5G wireless communication, software defined radios, secure computing for military applications, network function virtualization (NFV) and data center acceleration.
For NFV applications that consolidate and deliver the networking components needed to support a fully virtualized infrastructure, Intel Stratix 10 SX FPGAs can handle the high-speed data path while integrated processors enable the low latency transactions needed to manage flow tables for control plane processing. With hardware acceleration, Intel Stratix 10 SX FPGAs provide a heterogeneous computing environment to create optimized, low latency accelerators. In secure computing applications, integrated processors make it much more difficult to snoop software operations thereby helping keep data secure. These devices also enable general purpose utility processing to extend convenience and form factor reduction in high-end systems.
“With Intel Stratix 10 SX FPGAs, Intel reaffirms its ‘all in’ commitment to SoC FPGA devices combining integrated, flexible ARM cores with high-performance FPGAs,” said Reynette Au, vice president of marketing, Intel Programmable Solutions Group. “We now provide a wide set of options for customers needing processors and FPGAs, with device offerings across the low-end, mid-range and now, high-end FPGA families, to enable their system designs.”
More: Programmable Solutions Group
Customers can implement their designs today with the Intel Stratix® 10 SX FPGA, using the Intel SoC FPGA Embedded Development Suite (Intel® SoC FPGA EDS), a comprehensive tool suite for embedded software development. It comprises development tools, utility programs, and design examples to jump-start firmware and application software development.
The Intel® SoC FPGA EDS also enables customers to utilize the ARM* Development Studio 5* (DS-5*) Intel SoC FPGA Edition to code, build, debug and optimize their applications.
Manufactured on the Intel 14-nanometer process technology, the Intel Stratix® 10 SX FPGA combines an ARM hard processor system with the Intel HyperFlex™ core fabric architecture to create a high-performance and power-efficient SoC FPGA.
|
Altera Hot IP
Related News
- Flex Logix Delivers High-Performance, High-Density Embedded FPGA for Deep Learning, Data Center and Base Station Chips
- Boston Limited Ships First ARM-Based Servers to Bring Low-Power Economics to High-Performance Data Centers
- Tachyum Validates Prodigy Universal Processor with Kubernetes for High-Performance, High-Density Computing for Containers
- ARM-based Server Penetration Rate to Reach 22% by 2025 with Cloud Data Centers Leading the Way, Says TrendForce
- S2C Delivers VU19P FPGA-based Logic Matrix LX2 - a New Benchmark in High-performance & High-density Prototyping
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |