7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
PA Semi, Apple "Interconnect" at Startup
Junko Yoshida, EETimes
11/15/2017 00:01 AM EST
PARIS — With a body of engineering experience at LSI, Cisco, SiByte, Broadcom, PA Semi and Apple, Shailendra Desai is confident of his knowledge in SoC designs and what needs to be done.
Desai was senior engineering manager at Apple from 2007 to January 2013, where he cut his teeth on issues of interconnect architecture, as well as third-party and in-house IP integration. Desai said, “You can license individual IPs from various sources. But none of these IP vendors gave us a platform” to build and connect different IP blocks, in ways that might enable designers to optimize performance per watt for their SoCs.
Desai established Provino Technologies Inc. in 2015 to create a scalable platform for SoCs and IP subsystems. Provino hopes to help designers of SoCs for consumer, automotive and industrial applications where safety, security and energy efficiency are paramount, he explained.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Design team execs left Apple to form startup
- Did Apple invest in P.A. Semi prior to acquisition?
- DoD may push back on Apple's P.A. Semi bid; PowerPC variant designed into many military systems
- Apple enters IC market, buys PA Semi
- Alphawave Semi "Redefines Connectivity" in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset