Truechip and Uniquify Achieve Sign-off Verification of DDR Interface IP
SAN JOSE, CA, USA -- November 17, 2017 -- Truechip, the Verification IP (VIP) specialist and Uniquify, a leading system-on-chip (SoC) fabless manufacturer and DDR memory system IP provider, today announced sign-off verification success for Uniquify’s DDR interface IP using Truechip VIP technology.
“Uniquify is dedicated to offer the smallest area, lowest power, and highest performance memory subsystem IP with the highest quality,” said Sam Kim, COO, Uniquify. “Truechip’s VIP sets the standard for cost-effective, comprehensive and customizable IP sign-off. We are impressed with its rugged protocol sign-off and debugging GUI. We are looking forward to offering enhanced quality and verification confidence to our mutual customers.”
Nitin Kishore, CEO of Truechip, said “We are excited to collaborate with Uniquify for their IP sign-off requirements and I am confident that this partnership will augment business value for our mutual customers. Truechip’s fundamental verification technology and flexibility coupled with Uniquify’s patented breakthrough products will help to create the most comprehensive DDR IPs and VIPs available. We look forward to continue our cooperation with future memory standards.”
About Uniquify
Uniquify is a System-on-Chip (SoC) fabless product company. It offers SoC design expertise, integration and manufacturing services to leading semiconductor and system companies worldwide, in silicon processes down to 14nm, with a portfolio of market-leading DDR memory IP. Uniquify’s “ideas2silicon” services range from design specification, front-end through physical design, and delivery of manufactured, packaged, and tested chips. Uniquify’s headquarters and primary design center is in San Jose, Calif., with additional design and technical support teams in China, India, Japan, Korea and Vietnam
About Truechip
Truechip, the Verification IP specialist, is a leading provider of VIP solutions which accelerate IP development, improve quality, and lower the cost and risks in the development of ASIC, FPGA and SOC designs. The company has sales and support coverage across North America, Europe and Asia, and has served customers for almost a decade. Truechip is organizing its first annual technical conference, TrueConnect, on December 7, 2017 at the Hotel Park Plaza, Bengaluru, India. More details are available at www.truechipconnect.com
|
Truechip Solutions Hot Verification IP
Related News
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
- Truechip Adds New Customer Shipments Of Verification IPs For DDR, LPDDR And I3C v1.1
- Cadence Announces Updated Design and Verification IP for DDR PHY Interface
- Magma's Quartz Physical Verification Software Used by TSMC on Complex 28-nm Product Qualification Vehicle Test Chip -- Delivers Sign-Off Accuracy Along With Required Performance and Capacity
- Knowlent Ensures Analog Sign-Off With Latest Opal Verification Platform; New 4.0 Release Offers Testbench for Up-coming PCI Express Gen 2 Standard
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |