English
AI to Spur Uptick in ASIC Design Starts
Dylan McGrath, EETimes
11/17/2017 00:01 AM EST
SAN FRANCISCO — Design starts for artificial intelligence (AI) voice-activated device ASICs will be increasing at a compound annual rate approaching 20 percent by 2021, nearly twice the 10.1 percent CAGR of all ASIC design starts between 2016 and 2021, according to a new report by Semico Research.
With the surge in popularity of voice-activated digital assistants such as Amazon Echo and Google Home, plus the general frenzy of work being done around AI, both startups and established companies are pushing hard to develop silicon to add voice activated capabilities and other AI features to products, especially in the consumer arena.
According to Rich Wawrzyniak, senior analyst for ASIC/SoC research at Semico, AI in the form of pattern recognition, voice recognition and language translation will find its way into almost every device and application that has a processor, DSP or FPGA and some level of computational resources in coming years.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Quadric and MegaChips Form Partnership to Bring IP Products to ASIC and SoC Market
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- OmniVision Announces World's First Dedicated Driver Monitoring System ASIC With Integrated AI Neural Processing Unit, Image Signal Processor and DDR3 Memory
- First Intel Structured ASIC for 5G, AI, Cloud and Edge Announced
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards