Lattice will migrate products to FDSOI
November 29, 2017 // By Peter Clarke, eeNews
Programmable logic device vendor Lattice Semiconductor Corp. (Portland, Oregon) is migrating its entire product line to fully-depleted silicon-on-insulator (FDSOI) manufacturing process technology.
Lattice was recently escaped the attention of a China-funded venture capital when a proposed acquisition was blocked by President Donald Trump over national security concerns.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
- Lattice Collaborates with NVIDIA to Accelerate Edge AI
- Scale FD-SOI to 7nm? Yes, We Can
- Alphacore Recognized for its TID Results of 22-nm FDSOI SRAM Published in IEEE Transactions on Nuclear Science journal
- Lattice Extends Low Power FPGA Portfolio with Launch of MachXO5T-NX Advanced System Control FPGAs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards