Denali’s Databahn Memory Controller Cores Achieve Production/Gold Status in UMC’s IP Program
Databahn Cores Now Verified in Silicon at a Leading Pureplay Semiconductor Foundry
Palo Alto, Calif., November 18, 2002--- Denali Software, Inc., the leading provider of semiconductor intellectual property (SIP) and engineering design automation (EDA) tools for memory system design and verification, today announced that its Databahn™ memory controller cores have been fully qualified in production silicon for the first time at a pureplay semiconductor foundry. The cores are now characterized at the gold level (production verified) on UMC's (NYSE; UMC) 0.15 and 0.18 micron process technologies, and are in UMC's Gold IP™ catalog. Fabless semiconductor companies and integrated device manufacturers (IDMs) using UMC now have access to a silicon proven memory controller solution that is fully configurable for high-performance operation in a wide range of system-on-a-chip (SoC) applications.
"Our customers value the depth of the Databahn memory controller solution," said Kevin Silver, Vice President of Marketing at Denali. "We're providing more than just control logic for the memory interface. We've created an end-to-end solution that is fully configurable for a wide variety of control features, memory configurations, and board layouts. This also includes delay compensation circuitry for data capture/send to ensure reliable, high-frequency operation. Having this proven in UMC's process gives designers the additional level of confidence that they can go to UMC and realize an optimal memory system with shorter development times and lower risk."
"By working with Denali, we were able to configure thier Databahn memory controller core to perform exactly as required by our system design," said Richard Takahashi, CEO and president of Corrent Corporation. "Our network family of security chips incorporates a Databahn controller configured for DDR 133MHz operation (266MHz data transfers) with ECC (Error Correction Code) and support for various memory device configurations. These chips are now in production using UMC's 0.15 micron process technology. The quality of support we received from Denali and UMC throughout the process has been outstanding, we look forward to using Databahn again in upcoming chip designs."
"We are delighted that so many of Denali's customers choose to manufacture their designs on UMC's deep submicron semiconductor processes, and that UMC is the first pureplay foundry to verify the Databahn cores in production silicon. Databahn makes an excellent addition to our IP catalog as it results in increased memory system IP options for our customers. The addition also puts UMC in the position of being the only foundry to offer fully qualified memory subsystem IP," said Dr. C.T. Lee, vice president of corporate marketing at UMC."
About Databahn
The Databahn solution enables designers to customize a memory controller core to meet performance and interface requirements for their ASIC application. Customization is supported through an online infrastructure at Denali's eMemory.com site. A browser-based GUI enables fast efficient configuration of various performance and interface options, and also enables simulation-based performance validation. To ensure compatibility with all the latest high-speed memory technologies, the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest DDRII-SDRAM, DDR-SDRAM, FCRAM, RLDRAM, and DDR/QDR-SRAM devices. Deliverables include: RTL and synthesis scripts, verification testbench, static timing analysis (STA) scripts, programmable register settings, and documentation. The silicon-proven Databahn IP is library independent and covers solutions from .18-micron to .08-micron technologies, and DRAM device frequencies from 100-400MHz (200-800MHz data rate).
About Denali Software, Inc.
Denali Software, Inc. is the world's largest provider of semiconductor intellectual property (SIP) and engineering design automation (EDA) tools for memory system design and verification. Denali's eMemory.com houses the industry's largest database of memory component information, and provides an online infrastructure for memory selection, memory controller IP configuration, and memory model access. More than 400 companies worldwide use Denali's EDA tools, semiconductor IP, and memory market information services to plan and develop memory systems for communications, consumer, and computing products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650/461-7200
Note to Editors: Databahn and eMemory are trademarks of Denali Software, Inc., all other trademarks are the property of thier respective owners.
|
Related News
- NTT Electronics Uses Denali’s Databahn Memory Controller Cores in World’s First Single-chip MPEG-2 HDTV CODEC
- Denali’s Databahn Memory Controller Cores Validated as “Ready for IBM Technology”
- Pixelworks Standardizes on Denali’s High-Performance DDR SDRAM Technologies
- Denali Announces Databahn DDR3 Memory Controller IP Product
- Denali's Databahn Memory Controller IP Supports Cadence Encounter Synthesis
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |