Performance-IP, CEVA Collaborate to Accelerate DSP System Performance
High-Performance L2 Cache from Performance-IP to be Integrated with CEVA’s DSPs
BOSTON, MASS. –– December 12, 2017 –– Performance-IP, the intellectual property (IP) leader in memory interfaces optimization, today announced a collaboration with CEVA to provide high-performance caching capabilities for CEVA’s digital signal processors (DSPs).
Through the collaboration, CEVA can incorporate Performance-IP’s high-performance L2+ Cache with patented Memory Tracker Technology® with any of its DSPs to further improve system performance. Systems that benefit from the combination of L2+ Cache and CEVA DSPs include smartphones running applications such as Enhanced Voice Services (EVS), and multicore homogenous and heterogeneous systems using multiple CEVA cores.
“The incorporation of the L2+ Cache with our DSPs is an excellent method to accelerate the performance of DSP-based applications,” notes Erez Bar-Niv, chief technology officer at CEVA. “We chose to adopt the Performance-IP L2+ Cache technology due to the superior performance improvements we achieved, along with the excellent support provided us through the selection process.”
“Our Memory Tracker Technology adds an additional layer of performance optimization to CEVA’s DSPs with hit rates that largely exceed those of systems based on traditional L2 caches of comparable size,” says Gregory Recupero, Performance-IP’s chief technology officer and founder. “It is a pleasure to cooperate with a leading IP provider like CEVA and we look forward to expanding our relationship.”
Availability
CEVA DSPs enhanced with L2+ Cache are available now and sold through CEVA.
For more information, visit: www.ceva-dsp.com.
About CEVA, Inc.
CEVA is the leading licensor of signal processing IP for a smarter, connected world. We partner with semiconductor companies and OEMs worldwide to create power-efficient, intelligent and connected devices for a range of end markets, including mobile, consumer, automotive, industrial and IoT. Our ultra-low-power IPs for vision, audio, communications and connectivity include comprehensive DSP-based platforms for LTE/LTE-A/5G baseband processing in handsets, infrastructure and machine-to-machine devices, advanced imaging, computer vision and deep learning for any camera-enabled device, audio/voice/speech and ultra-low power always-on/sensing applications for multiple IoT markets. For connectivity, we offer the industry's most widely adopted IPs for Bluetooth (low energy and dual mode), Wi-Fi (802.11 a/b/g/n/ac up to 4x4) and serial storage (SATA and SAS). Visit us at www.ceva-dsp.com and follow us on Twitter, YouTube and LinkedIn.
About Performance-IP, LLC
Performance-IP provides silicon intellectual property (SIP) to improve the memory performance of a system on chip (SoC) by reducing latency between the memory subsystem and the SoC client. Its patent-pending Memory Tracker Technology® is incorporated into Performance-IP’s flagship products allowing system architects to recover lost system performance and reduce power consumption. Performance-IP’s SIP is used worldwide by semiconductor companies. Founded in 2013, it is privately held and funded. Telephone: (781) 561-7300. Email: info@performance-ip.com. Visit the Performance-IP website.
|
Related News
- Atmel Licenses Industry-Leading CEVA-X DSP And System Platform To Power Next-Generation High Performance Storage Applications
- DSP Concepts and Analog Devices Collaborate on Solution for Rapid Design of In-Vehicle Audio Entertainment Systems
- Synopsys and Analog Devices Collaborate to Accelerate Power System Design
- ASPEED and CEVA Collaborate to Enable Superior Voice Experience on 2nd Generation Cupola360 SoC for Smart Cameras and Video Conferencing Systems
- SiPearl and Open-Silicon Research Collaborate to Accelerate Custom Silicon for High Performance Computing (HPC) Applications
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |