CompactPCI gets serial-fabric spec
CompactPCI gets serial-fabric spec
By Charles J. Murray, EE Times
November 15, 2002 (12:59 p.m. EST)
URL: http://www.eetimes.com/story/OEG20021115S0048
PARK RIDGE, Ill. The PCI Industrial Manufacturers Group unveiled a specification describing a high-speed serial-backplane fabric on Tuesday (Nov. 12). Hours later, Motorola rolled out a hardware platform that complies with the new standard.
The specification, part of a continuing effort to boost the performance of the CompactPCI platform, is intended for use in high-end applications, such as telecommunications multiservice routers and gateways. It establishes the hardware capabilities for creating a fully connected mesh backplane, in which a shelf full of plug-in boards can have dedicated 2.5-Gbit links to every other board. "It brings a lot of aggregate bandwidth to the backplane," said Dick Somes of Force Computers, PICMG's technical officer.
The switched serial-interconnect approach is seen as a high-bandwidth replacement for the PCI bus. The new spec, however, allows for continued use of the CompactPCI form factor, if not th e bus itself. "The CompactPCI form factor still has legs," Somes said. "It still addresses a lot of applications."
PICMG 2.20 calls for a connector change, from the conventional 2-mm hard-metric connector commonly used in CompactPCI to a so-called ZD connector. The connector change boosts performance from 622-Mbit/second frequency capabilities to 2.5 Gbits, Somes said. "The connector family we were using was not much good above 622 Mbits. We had to make the change in order to raise the performance."
Just hours after PICMG OK'd release of its spec last Tuesday, Motorola Computer Group announced the launch of the MXP3321, the first 2.20-compliant platform. The MXP3321 targets multiservice switching applications, such as multiprotocol routers, third-generation wireless radio network controllers and media gateways. Motorola said that the CompactPCI serial-mesh backplane offers telecommunications manufacturers a standard means of connecting multiple networks featuring different types of traffic, i ncluding ATM, Internet Protocol, frame relay and wireless.
"Customers have been pushing us to offer the ability to handle these multiprotocol types of traffic in a platform, but they wanted us to keep it open," said Jeff Rhodes, business manager for the platforms group within Motorola Computer (Tempe, Ariz.). "This is the result of a three-year effort to meet those demands."
Related News
- SNIA Spec Gets Data Moving in CXL Environment
- CompactPCI, StarGen switch fabric draw closer
- Celestial AI Acquires Rockley Photonics Patent Portfolio, Strengthening Photonic Fabric IP
- Intel and AWS Expand Strategic Collaboration, Helping Advance U.S.-Based Chip Manufacturing
- CAST Ships I2C/SPI Controller IP Core for Easier Serial Communication
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |