English
Amphion Semiconductor releases enhanced 'Malone' video decoder IP for SoC implementation
January 18, 2018 -- Amphion Semiconductor, a leading video codec silicon IP provider, today announced the release of the latest version of its highly successful, ‘Malone’ video decoder IP core optimized for SoC implementation. Architectural optimizations have enabled Amphion’s video SoC experts to realize further reductions in the size of the core area while maintaining the performance necessary to support the latest resolution and frame rate demands. In addition to supporting all legacy formats, the CS8141 version of the Malone video decoder supports the very popular HEVC and VP9 formats in a single core. VP9 is supported for Profile 0 and Profile 2 at Level 5.1, giving up to 12-bit color depth and covering resolutions and frame rates up to 4Kp60. Furthermore, for applications that require it, the core can be configured for frame rates of up to 120fps and image resolutions of up to 8K.
The Malone family of advanced video decode cores have been licensed by a number of the world’s leading semiconductor and SoC companies. Due to the modular nature of the Malone architecture, customers can select which formats they need to support and at what resolution and frame rate and Amphion will configure a highly optimized solution which is minimal in both silicon area and power consumption for their application.
For more information please visit our website www.amphionsemi.com or contact Amphion by email to info@amphionsemi.com, or by phone to +44 2895 609 600.
|
||||||
Related News
- AMPHION releases 2 extended performance variants of its highly successful HEVC/H.265 'Malone' video decoder IP core
- Amphion Semiconductor introduces 4K/UHD capable AV1 video decoder hardware IP extension to its Malone video decoder family
- Silicon Image Releases Enhanced, Scalable 4K-3D and Multi-Channel Video Decoder IP Core
- iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |