7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Amphion Semiconductor releases enhanced 'Malone' video decoder IP for SoC implementation
January 18, 2018 -- Amphion Semiconductor, a leading video codec silicon IP provider, today announced the release of the latest version of its highly successful, ‘Malone’ video decoder IP core optimized for SoC implementation. Architectural optimizations have enabled Amphion’s video SoC experts to realize further reductions in the size of the core area while maintaining the performance necessary to support the latest resolution and frame rate demands. In addition to supporting all legacy formats, the CS8141 version of the Malone video decoder supports the very popular HEVC and VP9 formats in a single core. VP9 is supported for Profile 0 and Profile 2 at Level 5.1, giving up to 12-bit color depth and covering resolutions and frame rates up to 4Kp60. Furthermore, for applications that require it, the core can be configured for frame rates of up to 120fps and image resolutions of up to 8K.
The Malone family of advanced video decode cores have been licensed by a number of the world’s leading semiconductor and SoC companies. Due to the modular nature of the Malone architecture, customers can select which formats they need to support and at what resolution and frame rate and Amphion will configure a highly optimized solution which is minimal in both silicon area and power consumption for their application.
For more information please visit our website www.amphionsemi.com or contact Amphion by email to info@amphionsemi.com, or by phone to +44 2895 609 600.
|
Related News
- AMPHION releases 2 extended performance variants of its highly successful HEVC/H.265 'Malone' video decoder IP core
- Amphion Semiconductor introduces 4K/UHD capable AV1 video decoder hardware IP extension to its Malone video decoder family
- Silicon Image Releases Enhanced, Scalable 4K-3D and Multi-Channel Video Decoder IP Core
- iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |