Movellus Launches with Focus on Advancing Digital Design Tools to Implement Analog Functionality
San Jose, CA -- January 31, 2018 – Movellus introduced itself today as a provider of software and IP innovations that expand digital design and verification tools to automatically implement functionality that has traditionally required months-long custom analog design. Because Movellus IP products are 100 percent digital, they accelerate time-to-market, reduce risk of failure and enable portability to new process nodes.
Movellus also announced today its flagship products, the Movellus PLL, DLL, & LDO Generators, after three years of product development and successful working silicon with multiple customers.
“Semiconductor companies are facing aggressive schedules and increasing design complexity in advanced process nodes,” said Muhammad Faisal, President and CEO of Movellus. “By expanding existing digital design tools to create functionality previously only achievable in analog design, Movellus dramatically improves efficiency and reduces development and verification time by months.”
“Movellus’ technology represents a true disruption in the semiconductor design industry,” said Jim Hogan, Managing Partner, Vista Ventures. “I invested in Movellus after watching Muhammad and his team cross the critical hurdle of proving their technology in silicon with customers.”
Movellus Executive Team
Movellus was founded in 2014 and is being driven by a team of leading technologists and semiconductor industry veterans.
- Muhammad Faisal – Founder, President and CEO. Prior to founding Movellus, Dr. Faisal held positions at semiconductor companies such as Intel and PMC Sierra. Faisal received his B.S. from the University of Waterloo, and his M.S. and Ph.D. from the University of Michigan. He holds five patents.
- Jeffrey Fredenburg – Founder & Engineering VP. Dr. Fredenburg leads the technical development of Movellus’ analog generator technology with four patents. Fredenburg received his Ph.D. in Electrical Engineering from University of Michigan.
- Saeid Ghafouri – COO. Saeid has more than two decades of experience in the Electronic Design Automation industry, having held executive positions through CEO level at CoWare, Magma Design Automation, interHDL, Synopsys, Silicon Architect, and Cadence. He holds two patents.
About Movellus
Movellus develops and markets technologies that enable digital design tools to automatically create and implement traditionally analog functionality. Movellus’ flagship products are the Movellus PLL, DLL and LDO Generators, which deliver optimized, process-portable IP in hours. Movellus’ customers include semiconductor and systems companies in the artificial intelligence, networking, and FPGA segments. Movellus is located at 3031 Tisch Way, 110 Plaza West, San Jose, CA 95128. For more information please visit www.movellus.com or call +1 (877) 321-7667.
|
Related News
- Agile Analog launches new Digital Standard Cell Library
- Optima Design Automation Launches with Focus on Next-Generation Semiconductor Functional Safety Tools
- Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process Technologies
- Cadence Full-Flow Digital and Signoff Tools and Custom/Analog Tools Certified and Enabled for Intel 22FFL Process Technology
- Cadence Custom/Analog and Full-Flow Digital and Signoff Tools Enabled for GLOBALFOUNDRIES 7LP Process Node
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |