English
RISC-V processor Mr Wolf arrives to solve problems
February 06, 2018 // By Peter Clarke, eeNews
Researchers at ETH Zurich (Swiss Federal Institute of Technology in Zurich) and University of Bologna have received first silicon on their latest PULP-based IoT processor, codenamed Mr. Wolf after the character from the film Pulp Fiction who "solves problems."
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU  Compact Implementation of the RISC-V RV32IMC ISA  |
PULP is a European parallel ultra-low processor initiative based on the RISC-V open-source processor instruction set.
Mr Wolf is a cluster based processor that features eight 32-bit RI5CY cores implementing the RISC-V ISA, according to Frank Kagan Gurkaynak, director of the microelectronics design center at ETH Zürich, who announced Mr. Wolf's arrival by way of an article on LinkedIn. Besides supporting standard (I)nteger, (C)ompressed, (M)ultiplication and 32-bit (F)loating-point extensions of RISC-V, it also provides our custom e(X)tensions for DSP operations. This processor core is written in System Verilog and is openly available from Github under the SolderPad License .
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Andes Technology Unveils the D45-SE RISC-V Processor Targeting ASIL-D Certification
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset