SoC-e releases IEC 61850/62351 SASCrypt IP Core
February 7, 2018 -- IEC 62351 is a standard developed for handling the security of IEC 61850 series protocols amongs others. The different security objectives include authentication of data transfer through digital signatures, ensuring only authenticated access, prevention of eavesdropping, prevention of playback and spoofing, and intrusion detection. The IEC 62351-6 part provides security for IEC 61850 profiles.
SoC-e has released the IEC 61850/62351 Substation Automation Systems Cryptographic (SASCrypt) IP Core. This IP Core secures the strict real-time traffic used in the Substation Automation Systems and in new Smart Grid premises. It protects GOOSE and Sample-Measured-Values (SMV) frames used to communicate critical equipment within these premises like Merging Units or IEDs. This low-latency IP Core is capable of encrypting, decrypting and authenticating GOOSE or SMV at wire-speed.
SASCrypt IP Core integrates a proprietary low-latency cryptographic cipher specifically optimized for this task. This cipher module provides the required performance with an optimum resource utilization and introducing a delay of few microseconds.
SASCrypt IP is supported on the following Xilinx FPGA Families:
- 6-Series (Spartan, Virtex)
- 7-Series (Zynq, Spartan, Artix, Kintex, Virtex)
- Ultrascale (Kintex, Virtex)
- Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
The reference designs that include the SASCrypt IP Core can be evaluated in SoC-e’s SMARTzynq Brick and SMARTmpsoc Brick.
|
Related News
- SoC-e releases Multiport Time Sensitive Networking (TSN) IP Core
- SoC-e networking IP porfolio extends with SpaceWire: The standard for Spacecraft communication networks
- GE Power Management licenses SoC-e wire-speed Cryptography IP for GOOSE&Sampled Values Security
- Stage Tec introduces HSR for Professional Audio Broadcasting using SoC-e Technology
- SoC-e's 1588Tiny IP Core now supports Layer-3 PTP operation
Breaking News
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |