USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
RISC-V RV64GC High-Performance Extendable Platform Kit For Fast Linux Execution Released by Imperas
Software Virtual Platform Boots Linux in Under Five Seconds on Standard PCs for Early Software Development and RISC-V Hardware Validation
Oxford, United Kingdom, February 26, 2018 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, announces availability of its RISC-V RV64GC Linux Extendable Platform Kit (EPK) specifically designed to run Linux at close-to-operational performance.
Related |
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU Compact Implementation of the RISC-V RV32IMC ISA |
The latest in the Imperas line of RISC-V EPKs, the RV64GC Linux platform can boot Linux in under five seconds on a regular personal computer, allowing for applications to be executed at reasonable performance levels without the need for an actual RISC-V hardware device. Click here to view a video demonstrating Linux booting on the EPK.
"The RISC-V movement has tremendous potential but it is absolutely reliant on a robust ecosystem, including early software development solutions," noted Simon Davidmann, President and Chief Executive Officer, Imperas Software, Ltd. "Imperas has uniquely solved this problem, providing RISC-V developers with commercial-grade processor simulation to accelerate software verification as well as hardware validation."
The Imperas EPKs include source and binary models of specific RISC-V processor families from various companies, the high-performance OVPSim simulator, models of key platform components and operating system software. Models are available for the entire family of RISC-V processors as well as those from leading processor vendors. The processor model instruction set can be easily extended externally to the basic model code, allowing for fast updates and easy maintenance.
"The Imperas release of the first commercial simulator that can boot Linux on a RISC-V ISS model represents a significant milestone in the evolution of processors based on the RISC-V RV64GC ISA," said Rick O'Connor, RISC-V Foundation executive director. "A key element of the RISC-V ecosystem is a robust, commercial virtual software development environment and Imperas has delivered on this promise."
Imperas virtual platform products provide for a broad range of software verification and profiling capabilities. Model code coverage and instruction coverage enable an effective measure of software verification quality to be established. A broad range of profiling tools, including timing performance and power consumption, allow for effective quality metrics to be established, prior to hardware availability. An advanced debug solution is also included with advanced features designed specifically for complex multi-core software.
The Imperas RISC-V RV64GC Linux EPK will be demonstrated on the Imperas booth number 3A-419 at the Embedded World Conference held in Nuremberg, Germany on February 27th, 2018.
About Imperas
For more information about Imperas, please see www.imperas.com.
|
Related News
- Microsemi and Imperas Announce Extendable Platform Kit for Microsemi Mi-V RISC-V Soft CPUs
- MIPS Leverages Siemens' Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V Multiprocessor
- Alibaba Cloud Unveils Chip Development Platform to Support Developers with RISC-V based High-performance SoCs
- Rivos Selects Andes NX45 for Control Functions in Upcoming High-Performance RISC-V SoC
- SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |