USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Interview with Rick O'Connor of RISC-V Foundation
March 08, 2018 // By Peter Clarke, eeNews
The RISC-V Foundation was present at the Embedded World exhibition with its own booth that also hosted a number of companies within its growing ecosystem. eeNews caught up with Rick O'Connor, executive director of the foundation and asked why a new and open processor architecture was relevant to embedded applications.
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU Compact Implementation of the RISC-V RV32IMC ISA |
"RISC-V (pronounced five) was really the result of a summer academic program to create a processor that could be used to teach processor design in 2010," O'Connor explained. The obvious choices for teaching had been the x86 and ARM but their instruction sets had become complicated and there were IP and license issues so using them for teaching was not really possible. The the primary motivation was for something simple but that used the best ideas for academia. It took until 2013 to develop and May 2014 was when the specification was first frozen.
But the reason that RISC-V Foundation was formed to look after the ISA specification was because companies liked the open-ness and wanted to make use of the architecture in the commercial environment, O'Connor added. "There are now more than 100 companies in the RISC-V Foundation. We call it an open instruction set architecture rather than open-source hardware. It's not the first. SPARC is open and there have been others."
E-mail This Article | Printer-Friendly Page |
|
Related News
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- RISC-V Foundation clarifies '100 errors' reports
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era