CSEM selects ID-Xplore to accelerate analog design and technology porting at functional level
Bankruptcy in July 2023
Paris (FR), Neuchâtel (CH) -- March 12, 2018 -- Intento Design and CSEM announce that CSEM has selected ID-Xplore™ to accelerate its analog design process and allow its designers to perform technology porting seamlessly at the functional level.
ID-Xplore™ was developed to give analog designers accurate, deterministic and correct-by-construction transistor sizing and design capabilities. “New technologies developed for ID-Xplore™ increase the designer’s ability to visualize performance sensitivity and understand the impact of design space tuning” explains Dr. Ramy Iskander, CEO of Intento Design. “CSEM’s decision to partner with us confirms the potential of our solution, as the Swiss R&D company is among the world leaders in the design of integrated circuits”.
“We have been impressed by the speed and efficiency of ID-Xplore™ to capture designer intentions and to quickly explore a set of design solutions” says Alain-Serge Porret, VP Integrated and Wireless Systems, at CSEM. ”We appreciate the novel incremental design approach of ID-Xplore™, the facilitation of IP reuse and knowledge transfer between engineers to enable sharing of circuit design insights”.
ID-Xplore™ uses the OpenAccess database standard and is fully integrated within the Cadence design environment. The designer’s implicit & explicit knowledge is expressed as technology independent constraints. ID-Xplore™ enables seamless porting between technologies, and is fully compatible with the latest commercially available process design kits.
Intento Design - Responsive EDA for Analog IP
Intento Design, founded in 2015, is a French EDA start-up developing software solutions for Analog, RF and Mixed-Signal designs. Customers from Foundries, IDM, Fabless, Design House or IP Providers leverage ID-Xplore™ patented breakthrough technology to accelerate both design phase and porting phase of their IPs at functional level. Intento Design is backed up by Seventure among other private investors, and has been recognized at both EU, national and regional levels for its innovations and executions.
Further information is available at www.intento-design.com
About CSEM
CSEM—technologies that make the difference
CSEM, founded in 1984, is a Swiss research and development center (public-private partnership) specializing in microtechnology, nanotechnology, microelectronics, system engineering, photovoltaics and communications technologies. Around 450 highly qualified specialists from various scientific and technical disciplines work for CSEM in Neuchâtel, Zurich, Muttenz, Alpnach, and Landquart.
Further information is available at www.csem.ch
|
Related News
- Intento Design Cooperates with STMicroelectronics to Accelerate Analog Design and Migration of FD-SOI Chips at Functional Level
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Intento Design Secures Third Round of Investment to Accelerate Its Commercial Deployment
- Synopsys and Analog Devices Collaborate to Accelerate Power System Design
- Andes and IAR Systems Enable Leading Automotive-Focused IC Design Companies to Accelerate Time to Market
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |