Synopsys and Industry Technologists to Address the Path to 2-nm SoC Design
Panel Topics Include EUV, High-NA, Metallurgy, and FinFET++
MOUNTAIN VIEW, Calif. -- March 14, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced it is hosting an advanced-technology panel on "EUV, High-NA, Metallurgy and FinFET++ - Where We Go from Here for Next-Generation Design" at the Synopsys Users Group (SNUG®) Silicon Valley event on Thursday, March 22, at the Santa Clara Convention Center in Santa Clara, California.
The panel will bring together prominent industry leaders from ASML, Inc., Samsung Foundry, and Qualcomm, Inc. (representing the perspectives of manufacturing, foundry, and end-user design, respectively) to discuss the challenges, opportunities and technology roadmaps inherent in driving system-on-chip (SoC) solutions beyond the 5-nanometer process node. EDA representatives from Synopsys will include Dr. Henry Sheng, group director of R&D in the Silicon Design Group, and Dr. Victor Moroz, Synopsys Fellow in the Silicon Engineering Group.
About SNUG
Since 1991, SNUG has represented a global design community focused on innovating from Silicon to Software. Today, as the electronics industry's largest user conference, SNUG brings together nearly 10,000 Synopsys tool and technology users across North America, Europe, Asia, and Japan. In addition to peer-reviewed technical papers and insightful keynotes from industry leaders, the exclusive SNUG events provide a unique opportunity to connect with Synopsys executives, design ecosystem partners, and members of the local design community.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Fudan Microelectronics Group Selects Synopsys' DesignWare Bluetooth IP for Smart IoT System-on-Chips
- Industry Leaders Collaborate with Synopsys on Modeling Standards to Address Design Down to 2nm
- Synopsys' Synplicity Business Group Announces New Products and Product Enhancements Providing Designers With a Faster Path to Silicon
- ARM, Synopsys And TSMC Address Industry Need For Proven SoC Methodologies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |