Mobile Semiconductor Introduces 40nm ULP Memory Compiler Support
March 30, 2018 -- Mobile Semiconductor today announced the introduction of its three new 40nm ULP memory compilers which are available immediately. The 40nm ULP compilers allow the engineer to create memory designs that maximize battery life while occupying the smallest amount of expensive silicon real estate. Mobile Semiconductor’s silicon-proven embedded memory technology offers these compilers on Taiwan Semiconductor’s 40nm ULP process.
These solutions are available in a range of formats that include:
- Single Port, High Speed, Ultra Low Power
- Single Port, Low Voltage (dual supply), Ultra Low Power
- Single Port, High Speed, Ultra Low Power with a Reduced Mask Set
Founder and CEO Cameron Fisher states, “Mobile Semiconductor is one of the leaders in providing low power solutions. The new 40nm ULP with flash allows the engineers to build products that may, for example, need periodic security updates and/or benefit from field updates to improve functionality. Having on-board flash also serves to reduce the chip count on a board which is a further saving. We support the process version with or without embedded Flash in any variant.”
The ULP process can lower power consumption by up to 30% while at the same time cutting leakage current by as much as 70%. Overall performance is improved at virtually no cost to the customer. Further, the high density 0.242 um2 bit cell allows for reduced geometries, further reducing costs.
“The 40nm process technology has been around for a few years but the addition of Flash makes it applicable to a wider range of devices”, Fisher continued, “and the price points we are offering our 40nm ULP compilers sets Mobile Semiconductor apart from other memory compiler solutions. We are confident that our new 40nm ULP compliers are the perfect choice for wide range of new designs in the high-performance battery powered products market space.”
For more information please contact Mobile Semiconductor at info@mobile-semi.com
About Mobile Semiconductor:
Mobile Semiconductor is located in Seattle, Washington with a design center in Williston, Vermont. The company develops SRAM, ROM and Register File compilers optimized for applications requiring ultra-low power, low leakage or ultra-high performance.
Mobile Semiconductor’s customers differentiate their products by using our application-optimized SRAMs to meet their high performance and ultra-low power product requirements. http://www.mobile-semiconductor.com/
|
Related News
- Mobile Semiconductor Introduces a 22nm FDX (FDSOI) ULP Memory Compiler with Market Leading Features
- Mobile Semiconductor Introduces 28nm Memory Compiler Support
- Mobile Semiconductor Introduces A New 55nm High Density Memory Compiler Especially Designed For IoT Devices
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
- Mobile Semiconductor's 22FDX Register File Memory Compiler Receives Globalfoundries Platinum Status
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |