NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Mentor Graphics and Genesys Logic Deliver Integrated USB 2.0 Intellectual Property Solution
WILSONVILLE, Ore., November 25, 2002 - Mentor Graphics Corp. (Nasdaq: MENT) and Genesys Logic today announced a technology collaboration for an integrated physical layer (PHY) and controller solution for Universal Serial Bus (USB) 2.0-compliant applications. This collaboration provides Mentor Graphics® customers with a silicon-proven solution that includes high-speed function-to-host connectivity, On-The-Go (OTG) support for function-to-function communication, with a fully integrated PHY.
"Our cores are already proven in silicon and have undergone full compliance testing, saving customers considerable time in coding and verification, as well as reducing the risk of failure due to incorrect interpretation of the standard," said Michael Kaskowitz, general manager of the Intellectual Property Division of Mentor Graphics. "Our roadmap is to continue to lead the development of standards-compliant cores that provide our customers with a significant time-to-market advantage."
The Mentor Graphics and Genesys Logic offering delivers an area-efficient solution that is well suited for the highly integrated chips used in consumer products such as digital cameras, MP3 players, Personal Digital Assistants (PDAs) and storage devices. The USB solution complies with all the latest standards and Mentor Graphics is one of only a few intellectual property (IP) companies that test the compliance of their own cores. The knowledge base gained from this rigorous testing discipline -- software, hardware, integration, verification and compliance -- allows Mentor Graphics to provide unparalleled support to customers all the way through their design cycle.
"Genesys Logic was involved in designing USB 2.0 technologies before the specification was finalized," said Forster Shih, President and CEO from Genesys Logic. "This early work has paid dividends and our products are now in mass production, receiving favorable recognition from a number of systems developers. This collaboration with Mentor Graphics is a win for our customers as it provides them with a pre-verified, off-the-shelf solution that can easily and quickly integrate into future products."
The GL800 USB 2.0 physical layer transceiver from Genesys Logic integrates high-speed, mixed-signal circuitry to serve as the interface between the high performance USB controller and the 16-bit SIE bus. The USB 2.0 Transceiver Macrocell Interface (UTMI)-compliant transceiver handles the low level USB protocol and signaling, which includes features such as data serialization and de-serialization, bit stuffing, and clock recovery and synchronization. This combination of the Mentor Graphics controller with the Genesys PHY provides a powerful solution for cost-sensitive consumer products by integrating both functions into a single chip.
About Genesys Logic
Genesys Logic, Inc.(GLI) is a fabless semiconductor company serving the fast growing, high-speed wired communications market. The company develops some of the most complex DSP and mixed-signal technologies that allow computers and peripherals to talk to each other, and to connect across the globe. For more information, please visit: www.genesyslogic.com.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,700 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
Mentor Graphics is a registered trademark of Mentor Graphics. All other company or product names are the registered trademarks or trademarks of their respective owners.
###
|
Related News
- Mentor Graphics and Gain Technology Deliver the First Complete USB 2.0 IP Reference Solution for System-on-Chip Designs
- Genesys Logic Low Power USB 2.0 Digital TV Controller IC being awarded the Bus Power certification by USB-IF
- Silicon Interfaces announces USB 2.0 RVM VIP Intellectual Property
- Genesys Logic's low power consumption USB 2.0 PC Digital TV Controller has obtained certification, and officially on sale in the market
- Silicon Interfaces Announces USB 2.0 Function Controller OVA Checker AIP Intellectual Property
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |