Intel Chip Performs 10 Trillion Calculations per Second
April 19, 2018 -- Because of the Intel® Stratix® 10’s unique design, it can whip through calculations at blinding speeds – often 10 to 100 times faster than the chips in consumer devices. Intel Stratix 10 FPGAs – the latest version came out in February – are capable of 10 TFLOPS, or 10 trillion floating point operations per second. The Stratix 10 is the fastest chip of its kind in the world.
FPGAs, or field programmable gate arrays, are a special class of computer chip that is surging in importance with the rise of applications like speech-recognition, artificial intelligence, next-generation wireless networks, advanced search engines and high-performance computing.
Unlike traditional central processing units (CPUs) that power today’s laptops and desktops, FPGAs can be customized – or reprogrammed remotely and on the fly – to perform highly specialized computing tasks.
|
Altera Hot IP
Related News
- S2C Announces 300 Million Gate Prototyping System with Intel Stratix 10 GX 10M FPGAs
- S2C Delivers New Prodigy FPGA Prototyping Solutions with the Industry's Highest Capacity FPGA from Intel
- Intel Ships Stratix 10 DX FPGAs; VMware Among Early Partners
- Exostiv Labs now supports Intel Stratix 10 FPGA
- Enyx Premieres the First TCP and UDP Offload Engines for Intel Stratix 10 FPGA On REFLEX CES XpressGXS10-FH200G Board
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |