eMemory introduces more security features to its eNVM IP for TSMC 7nm Process
Hsinchu, Taiwan (April 27, 2018) –eMemory today announced the successful verification of its secure eNVM IP for TSMC’s advanced processes, and the company is introducing more security features to the eNVM solution for TSMC’s 7nm process technology in the coming months.
NeoFuse, eMemory’s secure OTP solution, has been taped out for TSMC’s 16nm FF+/FFC, 12nm and 7nm processes with the 16nm FF+/FFC IP qualified and designed-in for applications requiring content protection, including digital TV, set-top box, etc.
The IP is scheduled to tape out with security-enhanced features for TSMC’s 7nm process in the second quarter of this year. The enhanced solution combines the NeoFuse macro with eMemory’s security IP NeoPUF, providing a fundamental protection against data breaches and chip counterfeiting.
In the wake of a series of recent cyberattacks, there has been a growing demand for chip security implemented early in both design and manufacturing. eMemory’s NeoPUF is a chip security technology originated from silicon physical uncloneable functions and tailored for a range of applications including AIoT(AI+IoT) and automotive.
The enhanced NeoFuse on TSMC’s 7nm process provides a silicon-embedded chip identifier and a random source for crypto applications, on top of secure storage of sensitive data.
eMemory and TSMC have collaborated closely for many generations of the foundry’s processes. The company’s IP solutions have been taped out on more than 65 TSMC process platforms for a broad range of applications, including display driver IC, PMIC, Controller, IoT related IC, sensor, automotive, etc.
“eMemory has been a close partner of TSMC and our collaboration consistently drives technology innovation and enables advanced SoC designs,” said Suk Lee, Senior Director, Design Infrastructure Marketing Division at TSMC. “We’re looking forward to working with eMemory to continue the pursuit of innovation.”
“As TSMC’s process technologies evolve rapidly, so does eMemory’s IP development,” said Michael Ho, Vice President of Business Development at eMemory. “The breadth and depth of our IP offerings ensure that customers consistently have what they need to enable their designs and accelerate time to market.”
The enhanced NeoFuse on TSMC’s 7nm process provides a 4K*32 bit OTP Macro and supports the AECQ100 Grade 0 temperature standard (-40 to 150°C). The NeoPUF IP provides a large entropy source up to 4K bits and achieves zero failure rate without the use of the helper data.
The NeoFuse solution has also been taped out for TSMC’s 22nm ULP process and the security-enhanced version is scheduled to tape out for 22nm ULL process in June 2018.
About eMemory
eMemory (TPEX:3529) is a semiconductor IP provider specialized in embedded hard IP cores. Ranked as the world’s 7th largest silicon IP provider, eMemory has delivered best-in-class IP designs to over 1,300 foundries, IDMs and fabless companies globally since its establishment in 2000. The company has received TSMC’s “IP Partner Award” since its inception in 2010.
As a global leader in the eNVM (embedded Non-volatile Memory) market, eMemory provides patented eNVM solutions with the industry’s most comprehensive process technology coverage. The company also pioneers in providing the security IP core based on silicon biometrics.
eMemory’s eNVM IP offerings include one-time programmable memories (NeoBit/NeoFuse) and multi-time programmable memories (NeoMTP/NeoFlash/NeoEE). NeoPUF is the company’s proprietary security IP core.
For more information about eMemory, please visit www.ememory.com.tw.
|
Related News
- eMemory Offers eNVM IP in TSMC 80nm High-Voltage Technology
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
- eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |