English
PLDA Announces XpressCCIX Controller IP Supporting The Cache Coherent Interface For Accelerators (CCIX) Standard
April 30, 2018 - PLDA®, the industry leader in PCI Express® interface IP solutions today released its XpressCCIX IP, supporting CCIX™ or Cache Coherent Interconnect for Accelerators (X). The decision to support CCIX is fueled by an increasing demand for higher throughput for PCIe-based systems, driven largely by enterprise and data center customers.
The CCIX Consortium has developed the Cache Coherent Interconnect for Accelerators (X) protocol to enable a new class of interconnect focused on emerging acceleration applications such as machine learning, network processing, storage off-load, in-memory data base and 4G/5G wireless technology.
PLDA has been a CCIX consortium member and CCIX adopter since 2016.
PLDA’s XpressCCIX supports the CCIX ESM standard up to 25Gbps and provides designers with significant benefits, including:
- Transparent upgrade to PCIe 5.0 (Gen5) without changes to the application logic
- Reduced gate count by implementing an optimized 512-bit datapath
- The ability to implement custom cache coherency mechanisms
PLDA is working hand-in-hand with its PHY partners to enable easy implementation of CCIX and customers can now benefit from a range of proven PLDA controller + 25Gbps PHY combos for CCIX.
According to Arnaud Schleich, CEO of PLDA “We are seeing increasing demand for higher performance PCIe interconnect. By adding CCIX support to our flagship PCIe controller IPs we are delivering up to 30% additional throughput performance to our valued customers while preserving compatibility with our current and future PCIe interface IPs.”
"PLDA’s support of the CCIX specification enables the ecosystem to take advantage of the increased bandwidth of the standard in their SoCs." said Gaurav Singh, CCIX Consortium chairman. “Support for CCIX by IP providers like PLDA is a key step forward to enabling faster and more seamlessly integrated designs.”
More Information:
For more information on PLDA’s XpressCCIX IP, please visit our product page online. You can also contact us directly at sales@plda.com.
Visit PLDA's booth at
- TSMC Symposium SANTA CLARA (Booth 204) (May 1st)
- PCI-SIG DevCon Munchen 2018 (Booth 2) (May 7-8)
- TSMC SYMPOSIUM Shanghaï (May 22)
|
||||||
Related News
- Arteris Ncore Cache Coherent Interconnect IP Certified for ISO 26262 Automotive Functional Safety Standard
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
- PLDA Offers XpressRICH PCIe and CCIX Controller IP Through SiFive DesignShare Program
- GOWIN Semiconductor selects PLDA XpressRICH3 Controller IP as the PCIe interface block in their FPGA product line
- PLDA Announces Industry's First Controller for FPGA supporting PCIe 4.0 v0.9, Allowing immediate PCIe 4.0 implementation into FPGAs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |