Algo-Logic Systems Introduces Ultra-low-latency Tick-to-Trade System with Multi-leg Turbo Spreader
San Jose, California -- May 2nd, 2018 – Algo-Logic Systems introduces their Field Programmable Gate Array (FPGA) accelerated Tick-To-Trade (T2T) System with Turbo Spreader functionality for Futures and Options trading. The sub-microsecond futures and options trading solution is ideal for latency sensitive trading firms that need deterministic response times to capture market opportunities. The T2T System with Turbo Spreader is built using Algo-Logic’s internally developed, pre-built FPGA IP cores that significantly reduce time-to-market. Unlike other FPGA accelerated trading systems, Algo-Logic’s T2T System with Turbo Spreader also supports multiple new pre-built triggers for mass quote cancel and hedging as well as the ability to instantly modify order fields in FPGA Logic.
The world-class T2T system with Turbo Spreader can be used by traders and market makers to instantly react to new market opportunities by updating or cancelling quote orders based on latency sensitive market data. The system can also be used to quickly modify multi-leg of spreads and supplement existing complex trade strategies in host software with logic in FPGA hardware.
Deep sub-microsecond wire-to-wire latency is achieved by processing CME MDP 3.0 tick data on a 10 Gigabit/second (10G) Ethernet link by the integrated feed handler, building the CME Futures & Options (F&O) Order Book from incremental tick data, detecting trading opportunities, and placing trades in the form of FIX orders over the 10G TCP Endpoint in FPGA Logic. The system is implemented on a standard FPGA card that fits into a 1U rackmount server.
The T2T System with Turbo Spreader is seamlessly managed through software Application Programming Interface (API). A low latency C++ software API allows traders and market makers to specify trigger conditions and preload orders into the FPGA. Device parameters, system status, log messages, and event notifications can be monitored from a Graphical User Interface (GUI) or RESTful APIs.
Components of Algo-Logic’s T2T System with Turbo Spreader include:
Customizable Triggers in FPGA Logic:
- Turbo Spreader:
- Ultra-low-latency top of book updates
- Single API call to inject preloaded quote or hedge order with modified price, quantity, and order IDs
- Auto-reload enables multiple hedges and quotes to be sent using pre-loaded FIX order
- Allows trading on multiple instruments with simultaneous multi-leg strategies
- Supports hardware trading strategies in logic
- Quote Cancellation: Ultra-low-latency mass quote cancellation by product, instrument group, or each instrument
- Fast Hedging: Instantly react to order fills to inject hedge order
About Algo-Logic Systems:
Algo-Logic Systems Inc., is the recognized leader of Gateware Defined Networking® products and solutions. Algo-Logic’s GDN runs on off-the shelf FPGA platforms. The pre-built applications include software APIs to make them easy to use and deploy. Price and availability: Available Now. Visit: www.algo-logic.com
|
Related News
- Algo-Logic Systems Launches Third Generation FPGA Accelerated CME Tick-To-Trade System
- Algo-Logic Systems Launches FPGA Accelerated CME Tick-To-Trade System
- Algo-Logic Systems Delivers Ultra-Low-Latency Pre-Trade Risk Check (PTRC) Solution Powered by Xilinx
- Algo-Logic Systems Launches Ultra-Low-Latency Highly Scalable Key/Value Search (KVS) Solution for Datacenters
- Algo-Logic Systems 3rd Generation TCP Endpoint Achieves Ultra-low-latency of 76-nanoseconds on Stratix V FPGA
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |