USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
New VDC-M (VESA Display Compression-M) IP Cores Launched By Hardent
VDC-M encoder and decoder IP cores will support the new VESA Display Compression-M standard for mobile devices requiring increased video compression levels of up to 5X.
MONTREAL -- May 16, 2018 -- Hardent, a VESA® member and leading provider of video compression IP cores, has today announced the launch of VDC-M encoder and decoder IP cores supporting the new VESA Display Compression-M standard. Hardent’s VDC-M IP cores will accelerate the development of SoCs for next-generation mobile and mobile-influenced devices requiring increased levels of video compression.
In response to the demand for even higher display resolutions and refresh rates, the Video Electronics Standards Association (VESA) has developed a new display interface compression standard, VDC-M. Like the VESA Display Stream Compression (DSC) standard released in 2014, VDC-M offers ultra-low latency, visually lossless video compression to increase the effective bandwidth capacity of display links, reducing the number of lanes required, and, therefore, power consumption, system costs, and electromagnetic interference. “DSC has achieved widespread success in supporting ultra-high-definition displays, but the display industry is constantly evolving, and some applications now require even more video compression. VESA’s new VDC-M standard is highly optimized for smaller mobile devices, such as smart phones, and provides greater design flexibility for device manufacturers,” according to Bill Lempesis, Executive Director at VESA.
VDC-M offers visually lossless compression of up to 5X for use in applications specifically requiring increased levels of compression. The standard will allow the use of a smaller frame buffer and fewer transmission lanes than DSC, resulting in lower power consumption, even with higher levels of compression. A bitstream as low as 6 bits per pixel can be achieved for high-resolution HDR content while maintaining visually lossless picture quality. VDC-M has been adopted into the newly-released MIPI Display Serial Interface℠ 2 (MIPI DSI-2) v1.1 specification and is designed for next-generation mobile and mobile-influenced devices using MIPI DSI-2 display interfaces, such as mobile phones, tablets, and AR/VR products.
“VESA’s newest compression standard will enable designers to push the boundaries in terms of display resolutions and frame rates supported,” explains Alain Legault, VP IP Products at Hardent. “VDC-M is a highly sophisticated video compression algorithm, and Hardent’s VDC-M IP cores are designed to support designers with a ready-made solution to quickly adopt the standard in their next SoC design.” Hardent’s VDC-M encoder and decoder IP cores support all VDC-M encoding/decoding mechanisms and can be tailored to meet the design pixel throughput requirements of each individual customer.
Hardent’s video compression experts will be present at the I-Zone exhibit area during Display Week 2018 (section 347, table 11) to discuss VDC-M and the latest developments in display technology. For more information about VDC-M and Hardent’s VDC-M IP cores, visit Hardent’s website.
About Hardent
Hardent is a professional services firm providing IP products, engineering services, and training solutions to leading electronics equipment and component manufacturers throughout the world. Hardent works across a wide variety of industries to develop high-complexity electronic products, improve engineering processes, accelerate products' time-to-market, and provide expert training solutions.
|
Related News
- VESA Publishes Display Compression Standard for Mobile Applications
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
- Arasan proudly introduces the VESA VDC-M Encoder and Decoder IP
- MIPI Alliance and VESA Enable Next Generation of High-Performance Displays for Mobile, AR/VR, Automotive, Other Applications
- New ASIL-B Ready ISO 26262 Certified VESA DSC IP Cores Launched by Hardent
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |