IP Cores, Inc. Announces Shipment of a 32-bit Version of its Ultra Low Power FFT IP Core
PALO ALTO, Calif. -- May 23, 2018 -- IP Cores, Inc., California, USA (http://www.ipcores.com) has announced shipment of a 32-bit core from its popular low-power FFT core family, FFT1.
“Our popular low-power FFT1 core family now includes a high-accuracy 32-bit core FFT1-32,” said Dmitri Varsanofiev, CTO of IP Cores, Inc. “The core delivers the similar microwatts-level power consumption as the original 16-bits-and-below versions. To further reduce the power consumption the FFT1-32 is capable of running with the reduced precision if lower accuracy is required by an application”.
FFT1 FFT/IFFT IP Core Family
IP cores from the FFT1 family are targeting the low-power always-on applications, for example, offloading the processing of the acoustic and acceleration sensors. The standard features include the use of single-port RAM and support for block floating point. To further reduce the power consumption of the microprocessor, FFT1 cores are capable of offloading application-specific vector operations.
IP cores from the FFT1 family have been available for many years primarily for ASICs (FPGA versions are also available).
About IP Cores, Inc.
IP Cores (http://www.ipcores.com) is a rapidly growing California company in the field of security, error correction, data compression, and DSP IP cores. Founded in 2004, the company provides hardware IP cores for embedded, communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, MACsec 802.1AE, IPsec and SSL/TLS protocol processors, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), true random number generators (TRNG), cryptographically secure pseudo-random number generators (CS PRNG), secure cryptographic hashes (SHA-1/MD5, SHA-224, SHA-256, SHA-384, SHA-512, SHA-3), lossless data compression cores, low-latency and low-power fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, LDPC, BCH and Viterbi forward error correction (FEC) decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- Virage Logic Introduces the Ultra Compact and Low Power ARC(R) 601 32-Bit Microprocessor Core
- Ambiq Micro's Apollo microcontrollers redefine 'low power' with up to 10x reduction in energy consumption
- Cortus Targets Sensors, Wearables and other IoT Applications With New Low Power Embedded 32-bit Processor Core
- New Ultra-Efficient Processor Core for Low Power Applications
- CEVA Introduces CEVA-TeakLite-4 -- The Most Powerful, Low Power 32-bit DSP Architecture Framework for Advanced Audio and Voice Applications
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |