IP Cores, Inc. Announces Additional Shipments of its Reed-Solomon Codec for 400G Ethernet
PALO ALTO, Calif. -- May 29, 2018 -- IP Cores, Inc., (California, USA, http://www.ipcores.com) has announced additional shipments of the cores from its RS200 forward error correction IP core family that supports the IEEE 50, 200, and 400 Gbps standards.
“RS200 is a well-known series of cores that follow in the footsteps of our hugely successful RS100 family,” said Dmitri Varsanofiev, CTO of IP Cores, Inc. “Our developers will keep tracking the progress of the fast-moving IEEE 802.3 standardization group, so that our customers always have access to the FEC IP cores that are reflecting the Clause 91 and Clause 134 in the latest versions of the standards”.
IEEE 50G, 200G, and 400G Ethernet
IEEE 802.3bs (http://www.ieee802.org/3/bs/) standardization group had added 400 Gbps data rate to PHYs to the IEEE 802.3 Ethernet specification and and IEEE 802.3cd (http://www.ieee802.org/3/cd/) is adding the 50, 100, 200 Gbps. RS200 cores, shipping for more than a year, support the ASIC designs targeting these standards and are available in a variety of bus widths and target clock rates.
The RS200 FEC cores support the RS(528, 514) and RS(544, 514) ocdes. Just like the RS100 family, RS200 cores support channelization (a.k.a. fracturability, ability to process in time-multiplexed fashion, for example 1x400 Gbps stream, 2x200 Gbps, 1x200 + 1x100 + 2x50 Gbps, etc.).
About IP Cores, Inc.
IP Cores (http://www.ipcores.com) is a rapidly growing California company in the field of security, error correction, data compression, and DSP IP cores. Founded in 2004, the company provides hardware IP cores for embedded, communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, MACsec 802.1AE, IPsec and SSL/TLS protocol processors, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), true random number generators (TRNG), cryptographically secure pseudo-random number generators (CS PRNG), secure cryptographic hashes (SHA-1/MD5, SHA-224, SHA-256, SHA-384, SHA-512, SHA-3), lossless data compression cores, low-latency and low-power fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, LDPC, BCH and Viterbi forward error correction (FEC) decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Announces a Reed-Solomon Codec Supporting the IEEE 802.3bj Draft
- Rianta Releases 400G/800G Optimized Single Channel PCS/FEC IP Core for Ethernet ASICs and SoCs
- Rianta Releases 200G/400G Single Channel MAC IP Core
- Rianta Releases 400G MACsec IP Core for Ethernet Security Acceleration ASICs and SoCs
- Intel Announces First 58Gbps FPGA Transceiver in Volume Production Enabling 400G Ethernet Deployment
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |