Synopsys' Latest ARC MetaWare EV Development Toolkit Release Speeds Application Software Development for Embedded Vision Systems
Enhanced Tools Reduce Computation, Memory, and Bandwidth Requirements for Mapping Neural Network Graphs to DesignWare EV6x Vision Processor IP
MOUNTAIN VIEW, Calif., May 31, 2018 -- Synopsys, Inc. (Nasdaq: SNPS), today announced a new release of its DesignWare® ARC® MetaWare EV Development Toolkit, an integrated programming environment that accelerates application software development for the DesignWare ARC EV6x family of embedded vision processors. The latest release of the ARC MetaWare EV Development Toolkit includes a range of enhancements for improving programmer productivity, including reduced computational, memory, and bandwidth requirements for mapping convolutional neural network (CNN) graphs to the EV6x's heterogeneous processing elements without compromising graph accuracy. The Toolkit supports both Caffe and Tensorflow deep-learning frameworks and CNN graphs trained with 8-bit or 12-bit precision. The latest tool release also includes advanced graph compression and runtime feature map compression/decompression capabilities to increase performance and lower power consumption.
The ARC MetaWare EV Development Toolkit offers a programming environment for the EV6x vision processor IP based on the OpenVX™ open standard API, with a C/C++ compiler and OpenCL™ C vectorizing compiler. The Toolkit includes OpenVX kernels optimized to run on EV6x Processors, the first hardware-software platform to successfully pass The Khronos Group's OpenVX 1.2 conformance tests. The OpenVX framework simplifies the programming of the EV6x processors by automatically distributing kernel execution over the EV6x's scalar, vector, and CNN engine units. The OpenCL C compiler offers automatic whole function vectorization, which exploits data-level parallelism by transforming scalar kernels into SIMD instructions that compute on the processor's vector DSPs. The MetaWare EV compiler supports all the programmability of the 512-bit wide vector DSP.
For early application development, the Toolkit provides an instruction set simulator for the EV6x processor family. In addition, the included Virtualizer Development Kit (VDK) provides a system-level virtual prototype consisting of a host processor connected to the EV6x processor with a functional CNN engine simulation model. This enables early application development in the context of a more complete system, and the full suite of tools and libraries enables programmers to efficiently build, debug, profile, and optimize their embedded vision systems.
"High productivity development tools are a fundamental requirement of embedded vision application design, requiring advanced tools and software that conform to industry standards to accelerate this effort," said John Koeter, vice president of marketing for IP at Synopsys. "The latest enhancements to the ARC MetaWare EV Development Toolkit provides embedded vision developers with a complete and integrated toolset that addresses key requirements of embedded vision applications, including the main CNN frameworks, enabling them to get their DesignWare ARC EV6x Processor-based products to market faster."
Availability
The 2018.06 release of the ARC MetaWare EV Development Toolkit for DesignWare ARC EV6x Vision Processors for both Windows and Linux workstations is scheduled to be available in June 2018.
Learn more about Synopsys' MetaWare EV Development Toolkit
Learn more about Synopsys' DesignWare EV6x Processor Family
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Announces Support for the Open Neural Network Exchange Format in ARC MetaWare EV Development Toolkit
- Synopsys' New ARC EM Software Development Platform Accelerates Software Development for IoT, Sensor Fusion, and Voice Recognition Applications
- Synopsys' New ARC HS Development Kit Accelerates Software Development for ARC-based Systems
- Synopsys' New ARC IoT Development Kit Accelerates Software Development for Sensor Fusion, Voice Recognition and Face Detection Designs
- Ashling and Synopsys Collaborate to Accelerate Development and Debugging of Software for ARC-Based Embedded Systems
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |