Baum Launches New Version of Power Modeling, Analysis Solutions for Hardware Design
Will Showcase PowerBaum at DAC June 25-27 at Moscone Center in San Francisco
CONCORD, MASS. –– June 12, 2018 –– Baum Inc. today launched the latest version of its flagship product PowerBaum, a state-of-the-art, high-speed and accurate power modeling and analysis solution for engineering groups to fully optimize the energy efficiency of their hardware designs.
PowerBaum 2.0 will be showcased in Booth #2454 at the Design Automation Conference (DAC) June 25-27 at the Moscone Center West in San Francisco. Baum will highlight PowerBaum 2.0’s new capabilities, including links to hardware emulation to analyze and fix power “bugs” in realistic software scenarios.
“The three fundamental requirements of power analysis are power model generation, high-speed analysis, and assurance of implementation accuracy across the entire development phase,” remarks Andy Ladd, chief executive officer and co-founder of Baum. “All three are addressed in PowerBaum 2.0, strengthening Baum’s power modelling to deliver best-in-class power analysis solutions.”
The Latest Version of PowerBaum
PowerBaum generates power models by automatically learning and abstracting power behavior to achieve a high level of accuracy, running orders of magnitude faster than existing solutions in the market.
The new version of PowerBaum targets designs where power and thermal issues are critical, often found in mobile, multi-media, automotive, internet of things (IoT), networking and server applications. It is used earlier in the design cycle when there are more opportunities to uncover and fix power bugs and issues during hardware/software co-design, providing a better methodology to optimize designs for low-power consumption.
Advanced power modeling for hardware emulation is also supported in the new release. “Hardware emulation provides the speed and flexibility to run realistic scenarios on new designs,” remarks Youngsoo Shin, Baum’s chief technology officer. “The efficiency and high speeds of Baum’s power models complement hardware emulation very well and allow engineers to profile power problems under real operating conditions of the design. Combining implementation-accurate Baum power models with hardware emulation create an ideal solution for identifying and analyzing power problems in the design of large systems.”
The automated power analysis and modeling solution supports dynamic and static power, taking in register transfer level (RTL) and netlist descriptions of the design. A new enhancement supports power analysis with arbitrary temperatures specified by designers, thereby providing a methodology to understand temperature effects on their design’s power consumption. PowerBaum models plug into third-party RTL or SystemC simulators and automatically generate time-based power waveforms.
A new companion product called PowerWurzel integrates with PowerBaum 2.0 by efficiently and accurately analyzing gate-level power, adding a higher level of accuracy to Baum’s power models.
PowerBaum 2.0 and PowerWurzel are shipping today and available globally. Pricing is available upon request.
About Baum
Baum provides electronic design automation (EDA) software and solutions that enable engineering groups in the automotive, internet of things (IoT), mobile, networking and server markets to fully optimize the energy efficiency of their semiconductor designs. Founded in 2016 by seasoned semiconductor professionals with technical, R&D and business development expertise, Baum is privately held and funded.
|
Related News
- Magillem launches CRYSTAL BULB for Advanced Platform Assessment
- SiliconBlue Launches "Turbo" Speed Version of Ultra-Low Power iCE65 mobileFPGA Family
- Certicom Launches Suite B Hardware Security Power Bundle to Help Developers Leverage the Strong Security of Elliptic Curve Cryptography in Silicon
- Synopsys launches more-powerful power-analysis tool
- CHERI Alliance Officially Launches, Adds Major Partners including Google, to Tackle Cybersecurity Threats at the Hardware Level
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |