Dolphin Integration presents its know-how in EDA for safe Power Regulation Networks implementation at ENIAC's THINGS2DO E.U. project final review
Grenoble, June 18, 2018 -- On June 13-14th, 2018, Dolphin Integration, partner of the ENIAC’s THINGS2DO European project, showcased its achievements with PowerStudioTM, its cutting-edge EDA tool for safe Power Regulation Networks implementation.
The THINGS2DO Pilot Line (2014-2018) aimed at building a FD-SOI-based European ecosystem fostering innovations for a successful introduction of products onto the market. The project funded and supported the development of major FD SOI-based IPs and ASICs as well as EDA tools. It also proved that FD-SOI substrates perfectly fit IoT and automotive new applications thanks to its low-power consumption capabilities. For instance, it allows to dynamically take control on threshold voltage and compensate for temperature variations, driving speed improvement by 200% for ultra-low voltage applications.
“Being involved in the THINGS2DO project was an opportunity for Dolphin Integration to start introducing FD-SOI in its automatic design methodologies,” said Frederic Poullet, Dolphin Integration’s CTO. “Dolphin Integration plans to offer a full suite of tools allowing its customers to implement right-on-first-pass Power Regulation Networks.”
Dolphin Integration provides energy efficient IPs and ASIC services dedicated to the low-power application market and supports its internal teams with tailor-made software tools. Willing to go further, and to address the specific needs of its customers in low-power design, Dolphin Integration develops PowerStudioTM, a global solution for the optimization of Power Regulation Networks (PRNet) to be used at an early stage of the SoC design process. Indeed, PRNet integration paves the way for new design challenges, which need to be handled:
- Noise: Noise propagation issues with high-sensitive analog and digital components, especially in advanced technology nodes. PowerStudioTM, thanks to two powerful mode-related simulations, checks whether the noise tolerance of each sensitive component of a SoC is properly respected within the various SoC usage conditions.
- Power supply integrity: Analysis issues to verify whether the defined supply has accurately propagated throughout the PRNet. PowerStudioTM streamlines the Mode Transition Check effects over the PRNet by simulating the power supply integrity of each component of a SoC during mode transitions. However,the Noise Propagation Check verifies whether the power supply noise profile of a sensitive load (e.g. audio CODEC) remains below its tolerance template in a steady mode.
The first module of PowerStudioTM will also embed architecture optimization features at the schematic level, in terms of FoM-based cost optimization, mode management, margin cuts and integrability rate-based risk optimization.
If you want to learn more about this new solution, we would be more than happy to provide you with more information. Do not hesitate to contact us at contact@dolphin.fr or on our website: www.dolpin-integration.com
|
Dolphin Design Hot IP
Related News
- Dolphin Integration's live webinar on Power, Performance and Area optimization during SoC physical implementation
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Power Regulation IPs from Dolphin Integration, now Silicon Proven on GLOBALFOUNDRIES 22FDX Technology Platform
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |