Synopsys' ASIP Designer Tools Enables RIKEN to Successfully Develop Application-Specific Instruction-Set Processor in Less Than Six Months
MOUNTAIN VIEW, Calif., June 25, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that RIKEN successfully developed its high-performance application specific instruction set processor (ASIP) core for its molecular dynamics (MD) simulator using Synopsys' ASIP Designer tool. By using ASIP Designer, the RIKEN design team developed its specialized ASIP from concept to gates in less than six months while achieving a performance level up to 30X higher than existing processing solutions. RIKEN's large-scale MD simulator system consists of more than 8,000 instances of this specialized processor core, enabling researchers to analyze biomolecular dynamics and functions at a level more realistic than conventional simulations.
"With Synopsys' reputation as the premier provider of ASIP development tools, we were confident that ASIP Designer would enable us to implement our specialized architecture within our aggressive project schedule," said Makoto Taiji, team leader of the Biosystems Dynamics Research Center at RIKEN. "ASIP Designer enabled us to tune the instruction-set to run our specific algorithms 30 times faster than existing processors. This significantly reduces the calculation time needed, from a year to just a few weeks, to simulate important biomolecular interactions like the effect of new drugs."
Synopsys' ASIP Designer allowed RIKEN to use a high-level specification of the processor to quickly model and analyze multiple processor architectures. Using this single input specification written in the nML processor description language, ASIP Designer automatically configured the SDK containing an instruction-set simulator, assembler, linker, debugger and C/C++ compiler, and also generated the synthesizable RTL design. Immediate availability of the compiler enabled RIKEN to run their C application code on the automatically-generated instruction-set simulator. With this unique "compiler-in the-loop" approach as well as the extensive profiling capabilities of the debugger, RIKEN rapidly analyzed and explored ASIP architectures and instruction sets to find the optimal power and performance design points for the target application.
"The ability to customize and optimize processor architectures is extremely important for designers who have application specific requirements that cannot be met by standard processors," said John Koeter, vice president of marketing for IP at Synopsys. "Synopsys' ASIP Designer tool gave RIKEN the ability to explore and optimize processor architectures for their unique computer system and enabled them to achieve superior processing performance, while accelerating the development of their SoC."
Availability and Resources
- The ASIP Designer tool is available now
- Read the success story
- Learn more about Synopsys' ASIP design tools at http://www.synopsys.com/ASIP
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- KYOCERA Document Solutions Uses Synopsys' Application-Specific Instruction-Set Processor Tool to Accelerate Design of High-Performance Image Processing DSP
- Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors for STMicroelectronics
- New Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors by 5X
- NSITEXE Successfully Develops Multiple Custom Processors for Automotive Applications in Half the Time with Synopsys ASIP Designer Tool
- Synopsys Enables Tapeout Success for Early Adopters of Arm's Latest Premium Mobile IP, Including Cortex-A76 and Mali-G76 Processors
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |