EDA Startup Rises From Ashes of ATopTech
Dylan McGrath, EETimes
6/29/2018 00:01 AM EDT
SAN FRANCISCO — A startup, formed from the auctioned assets of ATopTech, showed up at the Design Automation Conference (DAC) here this week open for business and with two well-respected EDA veterans newly added to its leadership team.
Avatar Integrated Systems features substantially all of the technology of ATopTech, including the popular Aprisa and Apogee place-and-route tools used by a number of chip companies. The company also features most of the former employees of ATopTech — including ATopTech co-founder and chief architect Ping San Tzeng — as well as former Cadence Design Systems executives Chi-Ping Hsu and Charlie Huang.
ATopTech filed for bankruptcy last year and put its assets up for sale after losing a long-running legal battle with No. 1 EDA vendor Synopsys. ATopTech’s assets were quietly scooped up in bankruptcy court by Avatar’s Chairman, Jingyuan Han, a Hong Kong businessman and steel magnate who has been listed by Forbes magazine as the 136th richest person in China.
E-mail This Article | Printer-Friendly Page |
|
Related News
- China's EDA startup X-Epic forced to lay off staff, says report
- Siemens EDA faces Chinese startup competitor
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- GBT is Developing an EDA Technology For Automatic Generation of Integrated Circuits Layout IPs
- Siemens acquires Avatar, expands EDA footprint with innovative Place and Route technology
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets