Renode 1.4 released: 64-bit RISC-V HiFive Unleashed support, multiple Silicon Labs targets, and more
July 9, 2018 -- With the build-up to the RISC-V Workshop in Barcelona, and our continued partnership with Microsemi to elevate Renode as the industry’s tool of choice for RISC-V development, we are happy to say that the announced support for multi-core 64-bit, Linux-enabled RISC-V targets - along with a multitude of other new features - is now available in Renode’s milestone 1.4 release.
RISC-V - Freedom and Unleashed, and anything you’d like
Through our collaboration with Microsemi, SiFive and other RISC-V Foundation members, Renode 1.4 greatly expands its support for the open source RISC-V ISA. On top of the previously released Mi-V platform, 1.4 adds both SiFive’s Freedom E310 32-bit RISC-V CPU and, even more importantly, the acclaimed HiFive Unleashed 64-bit multi-core development board. In other words, you can grab a Renode package right from GitHub and run unmodified RISC-V Linux for the HiFive Unleashed with Ethernet support, GPIOs and other basic functionalities. Or - that’s the magic of Renode - you can take these CPUs and peripheral building blocks and set up your own purpose-built, customizable RISC-V SoC that’s not even there yet, writing and testing complex software before silicon is available.
Better time control framework
Renode 1.4 introduces a revamped comprehensive mechanism of time progression and synchronization, allowing for full control over the number of instructions executed by each CPU between synchronization points; more precise virtual time control; better customizability through the option to choose between fidelity and performance. This allows us to introduce new ways of setting up and controlling complex environments, and makes it easier for programmers to create new peripheral models.
Improvements, bugfixes and tooling
Renode 1.4 further saw practical bugfixes and improvements introduced in collaboration with Microsemi, relating to the RISC-V instruction set implementation and the GUI layer. We have removed the GTK dependency on Windows to enable running a 64-bit version of Renode on that platform. The changes and bugfixes resulted in a minor Renode 1.4.1 release, improving the performance and prettifying the GUI on Windows, as well as adding a new AXI UART Lite model.
There are also some important upgrades in Renode’s tooling integrations, including several improvements in Robot and GDB integration (e.g. adding support for 64-bit registers), as well as extending Wireshark support to macOS.
New Silicon Labs CPUs
Last but not least, thanks to a great contribution from the RIOT community, in Renode 1.4 you will also find support for many Silicon Labs Cortex-M platforms (EFM32, EFR32 and EZR32 MCUs), which are becoming increasingly popular with many of our customers. If you are building a Silicon Labs-based system where you think Renode could help, please reach out to us at contact@renode.io - we’re definitely interested to hear about your project/setup.
If all that sounds interesting, download Renode from GitHub today and see for yourself!
|
Related News
- LeWiz released RISC-V with OmniXtend clustering technology to open source.
- SEGGER adds 64-bit RISC-V support to Embedded Studio
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- New RISC-V processors address demand for open source and performance
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
Breaking News
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
- CAST Adds New SafeSPI Controller to its Functional Safety IP Core Product Line
Most Popular
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- SLS Launches Industry-First USB 20Gbps Device IP Core
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
- Alphawave Semi Partners with PCISig, CXL Consortium, UCIe Consortium, Samtec and Lessengers to Showcase Advances in AI Connectivity at Supercomputing 2024
E-mail This Article | Printer-Friendly Page |