Open-Silicon and Credo Demonstrate Solutions for Deep Learning and Networking Applications at TSMC OIP and Symposium in Amsterdam
AMSTERDAM, The Netherlands, July 19, 2018 — Open-Silicon, a system-optimized custom SoC solution provider and long-standing member of TSMC’s Value Chain Aggregator (VCA) and Design Center Alliance (DCA) programs, and Credo, a global innovation leader in Serializer-Deserializer (SerDes) technology, will participate in a joint demonstration at the TSMC 2018 Open Innovation Platform Ecosystem Forum and Technology Symposium in Amsterdam, The Netherlands. These demonstrations will illustrate the capabilities of Open-Silicon’s High Bandwidth Memory (HBM2) IP subsystem and Credo’s 56G SerDes IP in enabling deep learning and networking applications. Visitors will also learn about other critical IP cores required for these applications, including a RISC-V based CPU subsystem, and Interlaken IP and Ethernet IP subsystems.
Open-Silicon’s HBM2 IP subsystem solution, in TSMC’s FinFET and CoWoS® technologies, includes an HBM2 controller, PHY and interposer I/O. It’s architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory directly into next-generation custom SoC 2.5D SiP solutions. Credo’s high-speed 56Gbps PAM4 LR Multi-Rate SerDes and 112Gbps PAM4 MR/LR SerDes in TSMC’s FinFET technologies is targeted for next generation high performance computing and networking SoCs.
“This collaborative demonstration with Credo is an excellent opportunity to unveil the power of a complete end-to-end solution for the next generation of deep learning and high-performance networking applications,” said Shafy Eltoukhy, SVP of Operations and GM, Open-Silicon. “Having representatives from both companies in one place also presents an opportunity for attendees to discuss their ideas and unique design requirements.”
“Credo’s silicon proven 56G/112G SerDes IPs, combined with Open-Silicon’s SerDes Technology Center of Excellence, can minimize risk and time-to-market for developing the next generation of networking and data center custom SoCs,” added Jeff Twombly, Vice President of Business Development at Credo.
When: July 23, 10:30 a.m. to 6:30 p.m., and July 24, 8:30 a.m. to 5 p.m.
Where: Ecosystem/Partner Pavilion, Hilton Amsterdam Airport Schiphol
About Open-Silicon
Open-Silicon is a system-optimized custom SoC solution provider. To learn more, visit www.open-silicon.com
About Credo
Credo is a leading provider of advance SerDes IP. To learn more, visit www.credosemi.com
|
Related News
- Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
- Credo Demonstrates Industry Leading SerDes on TSMC's 7nm Process at TSMC 2018 OIP Forum and Technology Symposium in Amsterdam
- Open-Silicon, SiFive and Credo Showcase End-to-End Solutions for HPC and Networking Applications at SC18 in Dallas
- Credo First to Publicly Demonstrate 112G SerDes in 7nm at TSMC's 2018 China OIP Forum
- Open-Silicon, Credo and IQ-Analog Showcase Complete End-to-End Networking ASIC Solutions at OFC 2018
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |