AMBA Parameter Configurable Multi-Channel DMA Controller (typically 1 to 256)
Rambus Appoints Sanjay Saraf to Board of Directors
Industry leader brings extensive experience in mobile payments and digital transformation
SUNNYVALE, Calif. – July 30, 2018 – Rambus Inc. (NASDAQ: RMBS), a leader in digital security, semiconductor and IP products and services, today announced the appointment of Sanjay Saraf to its board of directors, effective immediately.
Mr. Saraf currently serves as the executive vice president and chief technology officer at YapStone, where he is responsible for product engineering, infrastructure, operations, information security, research and development, and product innovation. Prior to YapStone, he was chief technology officer at Western Union Digital and was responsible for digital transformation and leading product engineering teams. Throughout Mr. Saraf’s career, he successfully launched mobile payments applications in over 50 countries, integrated payments with over a thousand banks in over 70 countries and processed over $80 billion in principal volume in over 200 countries.
“Sanjay’s accomplished background in mobile payments and digital transformation makes him an outstanding addition to the Board. He will bring strong leadership, especially for our growing security and payments business,” said Eric Stang, chairman of the Board at Rambus. “We are pleased to welcome Sanjay to the Board and look forward to his collaboration and contribution.”
“I am honored and thrilled to be joining Rambus’ Board of Directors,” said Saraf. “I look forward to using my leadership experience and knowledge of the payments and security industry to support Rambus’ strategy and growth initiatives.”
Mr. Saraf holds a B.S. in Engineering from the University of Bombay and a M.S. in Engineering from the University of Wyoming. He will be serving on the Board alongside E. Thomas Fisher, Emiko Higashi, Charles Kissner, David Shrigley and Eric Stang.
|
Related News
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |