English
Numem exhibits at the Flash Memory Summit
Sunnyvale, Calif, August 2, 2018 – Numem (formerly known as NVMEngines, Inc.), will be exhibiting at the Flash Memory Summit, on August 7-9, 2018 at the Santa Clara Convention Center in Santa Clara.
Numem has developed high performance and low power Memory IP cores based on MRAM and Design Automation Tools for integration into SoCs. These Memory IP Cores boast state-of-theart performance and can replace both SRAM and eFlash in applications such as low power IoT in, AI, Robotics and Automotive. MRAM based IP cores are expected to evolve with the process technology and bring strong power/performance/cost benefits, promising to replace embedded flash and SRAMs in many SoCs over time.
Numem will be exhibiting from 9:00 am to 5:00pm, demonstrating the results from its one of its MRAM memory IP test chip.
WHERE:
Santa Clara Convention Center, Santa Clara
5001 Great America Parkway, Santa Clara, USA
https://flashmemorysummit.com/
About Numem
Numem (formerly NVMEngines) is a leading provider of advanced memory products based on MRAM/ReRAM. Numem leverages its 50+ years experience in MRAM/ReRAM memory design and Design Automation Tools and test results from its multiple test chips. Numem’s patented technology provides best in class power, area, performance and product robustness to the memory industry, enabling secure, low-power and high-density storage with complete solutions from Silicon to Software. Visit our website http://www.numem.com or contact us at sales@numem.com.
|
||||||
Related News
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2019 Flash Memory Summit
- Mobiveil to Demonstrate its Latest SSD IP Solutions at Flash Memory Summit 2019
- IntelliProp to Demo Gen-Z 1.0 Compliant IP at Flash Memory Summit 2018
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2018 Flash Memory Summit
- PLDA Announces vDMA, a Highly Efficient Many-Channel DMA Engine Engineered for Virtualized Systems in Data Centers, to be demonstrated at Flash Memory Summit 2017
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |