Esperanto Technologies Expands AI Engineering Leadership Team
MOUNTAIN VIEW, Calif. -- Aug. 20, 2018 -- Esperanto Technologies Inc., developer of high-performance, energy-efficient computing solutions for artificial intelligence (AI) and machine learning applications based on the open standard RISC-V instruction set architecture, today announced it has appointed David Glasco as Vice President of Engineering and Dan Bailey as Senior Director of Engineering. Glasco and Bailey will oversee Esperanto’s worldwide development groups including architecture, VLSI System-on-Chip (SoC) design, systems engineering, machine learning and embedded software development, and product/test engineering.
Together, Glasco and Bailey will be responsible for the development, delivery and support of Esperanto’s computing solutions designed to achieve the highest levels of performance and energy-efficiency for artificial intelligence and machine learning applications. Esperanto is designing single chip SoC solutions using thousands of energy-efficient ET-Minion™ RISC-V cores and also high-performance ET-Maxion™ RISC-V cores in leading edge 7nm technology, based on the free and open RISC-V instruction set architecture.
Prior to joining Esperanto, Glasco was architecture and design lead for AutoPilot SoC hardware at Tesla. Earlier, at AMD, as senior director of server SoC architecture and performance, he led AMD’s next-generation x86 and ARM server SoC architecture and performance teams. At NVIDIA, over 12 years, Glasco held various technical management positions including director of architecture for the Computational Imaging Group, senior research manager for GPUs, and senior manager for GPU memory system architecture. While at NVIDIA, Glasco led the development of NVIDIA’s high-performance GPU memory system architecture. Earlier in his career, Glasco held engineering positions at Intel, IBM Research, HaL Computer Systems and MIT-Lincoln Labs. Glasco received his Ph.D. and Masters in Electrical Engineering from Stanford University. Glasco holds 99 issued US patents to date.
Bailey too joins Esperanto from Tesla where he was circuit design lead for AutoPilot hardware. Prior to Tesla, Bailey spent 12 years at AMD as senior fellow and technical fellow, the top echelon of technical roles at AMD. Bailey also served as director for physical design at Calxeda and as a principal engineer at Intel. Earlier in his career, Bailey held engineering roles at Compaq and on Digital Equipment’s Alpha CPU team, and before that was an assistant professor at the University of South Carolina. Bailey received his Ph.D. in Electrical Engineering at the University of Illinois at Urbana-Champaign, his BSEE from the University of Cincinnati, and has over 30 publications and 20 patents.
"My passion is developing the world’s best silicon products on the leading edge of technology, and AI/machine learning is the next and most exciting frontier,” Glasco said. “Within the next decade, the world will be very different as a result of innovation in these areas, and I am convinced that Esperanto and the open standard RISC-V architecture will be key drivers. I am excited to join the Esperanto team to build the future with products for the artificial intelligence era.”
"I enjoy being part of, and helping to build, great technical teams attacking really tough problems,” Bailey said. “From what I know already, Esperanto has assembled a world class team and is working on solutions to energy efficiency and architecture challenges that will have a huge impact on the widespread adoption of machine learning solutions.”
"With staffing levels now exceeding one hundred worldwide, we are delighted to be able to attract seasoned technology managers such as David and Dan who have the deep background and experience to successfully manage the most advanced AI chip development roadmap in the industry,” said Dave Ditzel, president and CEO of Esperanto. "The leadership experience and skills that David Glasco and Dan Bailey bring from industrial-strength chip design teams at Tesla, NVIDIA, AMD and Intel will prove invaluable to the ongoing success of our development efforts.”
About Esperanto Technologies
Esperanto Technologies develops high-performance, energy-efficient computing solutions for AI/machine learning based on the open standard RISC-V instruction set architecture. Esperanto is headquartered in Mountain View, California with engineering sites in Portland, Oregon and Austin, Texas in the United States and multiple sites in Europe. Esperanto has brought together a seasoned team of experienced processor and software engineers with the goal of making RISC-V the architecture of choice for compute-intensive applications such as artificial intelligence and machine learning. For more information, please visit https://www.esperanto.ai/
|
Related News
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Ceva Expands its Market Share Leadership in Wireless Connectivity IP, Strengthening its Solutions for Smart Edge AI/IoT applications
- EdgeCortix Expands Leadership Team by Appointing Jeffry A. Milrod as Vice President of Product Engineering
- Tenstorrent Expands Deployment of Arteris' Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- SensiML Expands Platform Support to Include the RISC-V Architecture
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |