English
TSMC: Chip Scaling Could Accelerate
Alan Patterson, EETimes
9/12/2018 00:01 AM EDT
TAIPEI — Chip scaling can double each year if the semiconductor industry pushes forward on a number of new technological fronts, according to TSMC Chairman Mark Liu, speaking at an industry event in Taiwan last week.
That expectation anticipates potentially faster growth for the semiconductor industry even as Moore’s Law is losing steam. Moore’s Law is the observation that transistor density in integrated circuits doubles every two years.
In the future, chipmakers will need to integrate memory and logic to create “true” 3D ICs that result in significant energy savings, said Liu at Semicon Taiwan last week. Moreover, domain-specific architectural innovations that allow software to configure hardware on the fly will also be key to achieving scaling advances.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Cadence and TSMC Collaborate on N16 79GHz mmWave Design Reference Flow to Accelerate Radar, 5G and Wireless Innovation
- TSMC could partner with Bosch for 28nm fab in Germany
- Synopsys, Ansys and Keysight Accelerate 5G/6G SoC Designs with New mmWave Reference Flow for TSMC Process Technology
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy