SoC-e's 1588Tiny IP Core now supports Layer-3 PTP operation
September 17, 2018 -- SoCe keeps pushing the improvement of its IP Cores in order to fit the the needs of their customers. This time, we are happy to announce that the last update of the 1588Tiny IP Core adds support for Layer-3 PTP Operation.
1588Tiny is a hardware-only IEEE 1588-2008 V2 Slave Only compliant clock synchronization IP core for Xilinx FPGAs. It is focused on equipments that require basic IEEE1588 functionality using the minimum resources. 1588Tiny is capable of accurately timestamp IEEE 1588 frames and provide a synchronized clock using only hardware modules (accuracy in the nanosecond range). Neither an embedded processor, nor a generic Ethernet MAC are required. Furthermore, 1588Tiny includes an optimized Ethernet MAC to process PTP frames.
Ad |
Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto 10 Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto |
IEEE 1588 Precision Time Protocol (PTP) is a packet-based protocol for synchronizing clocks on a local area network (LAN). This protocol is able to synchronize networked clocks with an accuracy down to the nanosecond range.
|
Related News
- SoC-e's Managed Ethernet Switch now supports up-to 32 ports
- SoC-e's MTSN Switch IP Core solution now supports 802.1AB (LLDP)
- The new release of SoC-e IEEE 1588 IP Core supports 10 Gigabit Ethernet
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- Ashling's RiscFree™ SDK Now Supports RISC-V® Processor Cores from CAST
Breaking News
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |