SoC-e's 1588Tiny IP Core now supports Layer-3 PTP operation
September 17, 2018 -- SoCe keeps pushing the improvement of its IP Cores in order to fit the the needs of their customers. This time, we are happy to announce that the last update of the 1588Tiny IP Core adds support for Layer-3 PTP Operation.
1588Tiny is a hardware-only IEEE 1588-2008 V2 Slave Only compliant clock synchronization IP core for Xilinx FPGAs. It is focused on equipments that require basic IEEE1588 functionality using the minimum resources. 1588Tiny is capable of accurately timestamp IEEE 1588 frames and provide a synchronized clock using only hardware modules (accuracy in the nanosecond range). Neither an embedded processor, nor a generic Ethernet MAC are required. Furthermore, 1588Tiny includes an optimized Ethernet MAC to process PTP frames.
Ad |
Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto ![]() 10 Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto ![]() |
IEEE 1588 Precision Time Protocol (PTP) is a packet-based protocol for synchronizing clocks on a local area network (LAN). This protocol is able to synchronize networked clocks with an accuracy down to the nanosecond range.
|
Related News
- SoC-e's Managed Ethernet Switch now supports up-to 32 ports
- SoC-e's MTSN Switch IP Core solution now supports 802.1AB (LLDP)
- The new release of SoC-e IEEE 1588 IP Core supports 10 Gigabit Ethernet
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- Ashling's RiscFree™ SDK Now Supports RISC-V® Processor Cores from CAST
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |